Jan-Erik Eklund

According to our database1, Jan-Erik Eklund authored at least 14 papers between 1996 and 2005.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2005
Blind equalization of time errors in a time-interleaved ADC system.
IEEE Trans. Signal Process., 2005

Analysis of mismatch effects in a randomly interleaved A/D converter system.
IEEE Trans. Circuits Syst. I Regul. Pap., 2005

2004
Blind adaptive equalization of mismatch errors in a time-interleaved A/D converter system.
IEEE Trans. Circuits Syst. I Regul. Pap., 2004

2003
Analysis of mismatch noise in randomly interleaved ADC system.
Proceedings of the 2003 IEEE International Conference on Acoustics, 2003

Verification of a blind mismatch error equalization method for randomly interleaved ADCs using a 2.5V/12b/30MSs PSAADC.
Proceedings of the ESSCIRC 2003, 2003

2002
Measurement verification of estimation method for time errors in a time-interleaved A/D converter system.
Proceedings of the 2002 International Symposium on Circuits and Systems, 2002

Amplitude and gain error influence on time error estimation algorithm for time interleaved A/D converter system.
Proceedings of the IEEE International Conference on Acoustics, 2002

2001
Modeling of dynamic errors in algorithmic A/D converters.
Proceedings of the 2001 International Symposium on Circuits and Systems, 2001

Blind estimation of timing errors in interleaved AD converters.
Proceedings of the IEEE International Conference on Acoustics, 2001

2000
Digital offset compensation of time-interleaved ADC using random chopper sampling.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2000

1999
A novel mixed analog/digital MAC unit implemented with SC technique suitable for fully programmable narrow-band FIR filter applications.
Proceedings of the 6th IEEE International Conference on Electronics, Circuits and Systems, 1999

1996
VLSI implementation of a focal plane image processor-a realization of the near-sensor image processing concept.
IEEE Trans. Very Large Scale Integr. Syst., 1996

Global feature extraction operations for near-sensor image processing.
IEEE Trans. Image Process., 1996

A multiple sampling, single A/D conversion technique for I/Q demodulation in CMOS.
IEEE J. Solid State Circuits, 1996


  Loading...