Jing Wang

Orcid: 0009-0000-3117-3340

Affiliations:

Hong Kong University of Science and Technology, Department of Electronic and Computer Engineering, Hong Kong

According to our database¹, Jing Wang authored at least 4 papers in 2025.

Collaborative distances:

Dijkstra number² of five.
Erdős number³ of four.

Timeline

Legend:

Book In proceedings Article PhD thesis Dataset Other

Bibliography

2025

RTLCoder: Fully Open-Source and Efficient LLM-Assisted RTL Code Generation Technique.

[BibT_eX]

[DOI]

IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., April, 2025

HLSDebugger: Identification and Correction of Logic Bugs in HLS Code with LLM Solutions.

[BibT_eX]

[DOI]

Proceedings of the IEEE/ACM International Conference On Computer Aided Design, 2025

SynCircuit: Automated Generation of New Synthetic RTL Circuits Can Enable Big Data in Circuits.

[BibT_eX]

[DOI]

Proceedings of the 62nd ACM/IEEE Design Automation Conference, 2025

ATLAS: A Self-Supervised and Cross-Stage Netlist Power Model for Fine-Grained Time-Based Layout Power Analysis.

[BibT_eX]

[DOI]

Proceedings of the 62nd ACM/IEEE Design Automation Conference, 2025

Jing Wang

Timeline

Legend:

Links

Online presence:

On csauthors.net:

Bibliography

Loading...