Jingchao Lan

Orcid: 0000-0003-2861-1906

Affiliations:
  • Fudan University, Shanghai, China


According to our database1, Jingchao Lan authored at least 14 papers between 2019 and 2025.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2025
A Comprehensive Digital Calibration for Pipelined ADCs Using Cascaded Nonlinearity Correction.
IEEE Trans. Very Large Scale Integr. Syst., April, 2025

2022
Effective Gain Analysis and Statistic Based Calibration for Ring Amplifier With Robustness to PVT Variation.
IEEE Trans. Circuits Syst. II Express Briefs, 2022

High-Speed and Time-Interleaved ADCs Using Additive-Neural-Network-Based Calibration for Nonlinear Amplitude and Phase Distortion.
IEEE Trans. Circuits Syst. I Regul. Pap., 2022

Genome of the Giant Panda Roundworm Illuminates Its Host Shift and Parasitic Adaptation.
Genom. Proteom. Bioinform., 2022

A Single-Channel 1.25-GS/s 11-bit Pipelined ADC with Robust Floating-Powered Ring Amplifier and First-Order Gain Error Calibration.
Proceedings of the 65th IEEE International Midwest Symposium on Circuits and Systems, 2022

A 2.5-GS/s Time-Interleaved SAR-Assisted Ringamp-Based Pipelined ADC with Digital Background Calibration.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2022

2021
A 12-bit 100MS/s SAR ADC With Equivalent Split-Capacitor and LSB-Averaging in 14-nm CMOS FinFET.
IEEE Access, 2021

A Novel Ring Amplifier with Low Common-Mode Voltage Variation and Noise Reduction Using Floating Power Technique.
Proceedings of the 64th IEEE International Midwest Symposium on Circuits and Systems, 2021

A High Linearity Bootstrapped Switch with Leakage Current Suppressed for GS/s Sampling Rate ADC.
Proceedings of the 18th International SoC Design Conference, 2021

A 68.36 dB 12 bit 100MS/s SAR ADC with a low-noise comparator in 14-nm CMOS FinFet.
Proceedings of the 14th IEEE International Conference on ASIC, 2021

2020
A 16-channel 50MS/s 14bit Pipelined-SAR ADC for Integrated Ultrasound Imaging Systems.
Proceedings of the 2020 IEEE Asia Pacific Conference on Circuits and Systems, 2020

A Calibration Scheme for Nonlinearity of the SAR-Pipelined ADCs Based on a Shared Neural Network.
Proceedings of the 2020 IEEE Asia Pacific Conference on Circuits and Systems, 2020

2019
A Ring Amplifier Based Current Feedback Continuous Time PGA for High Frequency Ultrasound Applications.
Proceedings of the 62nd IEEE International Midwest Symposium on Circuits and Systems, 2019

A 625MS/s, 12-Bit, SAR Assisted Pipeline ADC with Effective Gain Analysis for Inter-stage Ringamps.
Proceedings of the 45th IEEE European Solid State Circuits Conference, 2019


  Loading...