Johnny Rhe

Orcid: 0000-0003-2603-974X

According to our database1, Johnny Rhe authored at least 8 papers between 2021 and 2023.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2023
PAIRS: Pruning-AIded Row-Skipping for SDK-Based Convolutional Weight Mapping in Processing-In-Memory Architectures.
Proceedings of the IEEE/ACM International Symposium on Low Power Electronics and Design, 2023

Weight-Aware Activation Mapping for Energy-Efficient Convolution on PIM Arrays.
Proceedings of the IEEE/ACM International Symposium on Low Power Electronics and Design, 2023

DCR: Decomposition-Aware Column Re-Mapping for Stuck-At-Fault Tolerance in ReRAM Arrays.
Proceedings of the 41st IEEE International Conference on Computer Design, 2023

Kernel Shape Control for Row-Efficient Convolution on Processing-In-Memory Arrays.
Proceedings of the IEEE/ACM International Conference on Computer Aided Design, 2023

2022
VWC-SDK: Convolutional Weight Mapping Using Shifted and Duplicated Kernel With Variable Windows and Channels.
IEEE J. Emerg. Sel. Topics Circuits Syst., 2022

VW-SDK: Efficient Convolutional Weight Mapping Using Variable Windows for Processing-In-Memory Architectures.
Proceedings of the 2022 Design, Automation & Test in Europe Conference & Exhibition, 2022

2021
A Charge-Domain Scalable-Weight In-Memory Computing Macro With Dual-SRAM Architecture for Precision-Scalable DNN Accelerators.
IEEE Trans. Circuits Syst. I Regul. Pap., 2021

A Charge-Domain Computation-In-Memory Macro with Versatile All-Around-Wire-Capacitor for Variable-Precision Computation and Array-Embedded DA/AD Conversions.
Proceedings of the 51st IEEE European Solid-State Device Research Conference, 2021


  Loading...