Julián Caba

Orcid: 0000-0002-7641-4643

According to our database1, Julián Caba authored at least 19 papers between 2013 and 2024.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2024
High Performance Connected Components Accelerator for Image Processing in the Edge.
Proceedings of the Applied Reconfigurable Computing. Architectures, Tools, and Applications, 2024

2023
FPGA-Based Hyperspectral Lossy Compressor With Adaptive Distortion Feature for Unexpected Scenarios.
IEEE J. Sel. Top. Appl. Earth Obs. Remote. Sens., 2023

2022
Low-Power Hyperspectral Anomaly Detector Implementation in Cost-Optimized FPGA Devices.
IEEE J. Sel. Top. Appl. Earth Obs. Remote. Sens., 2022

Hyperspectral Face Recognition with Adaptive and Parallel SVMs in Partially Hidden Face Scenarios.
Sensors, 2022

2021
Towards Test-Driven Development for FPGA-Based Modules Across Abstraction Levels.
IEEE Access, 2021

AN FPGA-Based Implementation of A Hyperspectral Anomaly Detection Algorithm for Real-Time Applications.
Proceedings of the IEEE International Geoscience and Remote Sensing Symposium, 2021


A Dataflow Architecture for Real-Time Full-Search Block Motion Estimation.
Proceedings of the Applied Reconfigurable Computing. Architectures, Tools, and Applications, 2021

2020
FPGA-Based On-Board Hyperspectral Imaging Compression: Benchmarking Performance and Energy Efficiency against GPU Implementations.
Remote. Sens., 2020

2019
Testing framework for on-board verification of HLS modules using grey-box technique and FPGA overlays.
Integr., 2019

HALib: Hardware Assertion Library for on-board verification of FPGA-based modules using HLS.
Proceedings of the 2019 IEEE Nordic Circuits and Systems Conference, 2019

Aerial-Ground Collaborative Pathfinding with HLSTL using FPGAs.
Proceedings of the XXXIV Conference on Design of Circuits and Integrated Systems, 2019

2018
Testing Framework for in-Hardware Verification of the Hardware Modules Generated Using HLS.
Proceedings of the 28th International Symposium on Power and Timing Modeling, 2018

Rapid Prototyping and Verification of Hardware Modules Generated Using HLS.
Proceedings of the Applied Reconfigurable Computing. Architectures, Tools, and Applications, 2018

2017
Functional & timing in-hardware verification of FPGA-based designs using unit testing frameworks.
Proceedings of the 27th International Conference on Field Programmable Logic and Applications, 2017

2015
A Scalable and Dynamically Reconfigurable FPGA-Based Embedded System for Real-Time Hyperspectral Unmixing.
IEEE J. Sel. Top. Appl. Earth Obs. Remote. Sens., 2015

FPGA acceleration of semantic tree reasoning algorithms.
J. Syst. Archit., 2015

Run-Time Partial Reconfiguration Simulation Framework Based on Dynamically Loadable Components.
Proceedings of the Applied Reconfigurable Computing - 11th International Symposium, 2015

2013
Development Flow for FPGA-Based Scalable Reconfigurable Systems.
Proceedings of the 2013 Euromicro Conference on Digital System Design, 2013


  Loading...