Konstantin Likharev

Orcid: 0000-0001-9261-1869

Affiliations:
  • Stony Brook University, NY, USA


According to our database1, Konstantin Likharev authored at least 34 papers between 1998 and 2018.

Collaborative distances:

Awards

IEEE Fellow

IEEE Fellow 2009, "For contributions to superconducting digital electronics and single-electron tunneling devices".

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2018
High-Performance Mixed-Signal Neurocomputing With Nanoscale Floating-Gate Memory Cell Arrays.
IEEE Trans. Neural Networks Learn. Syst., 2018

2017
Capacity, Fidelity, and Noise Tolerance of Associative Spatial-Temporal Memories Based on Memristive Neuromorphic Network.
CoRR, 2017

2016
Sub-1-us, Sub-20-nJ Pattern Classification in a Mixed-Signal Circuit Based on Embedded 180-nm Floating-Gate Memory Cell Arrays.
CoRR, 2016

Spiking neuromorphic networks with metal-oxide memristors.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2016

2015
Self-Adaptive Spike-Time-Dependent Plasticity of Metal-Oxide Memristors.
CoRR, 2015

Redesigning commercial floating-gate memory for analog computing applications.
Proceedings of the 2015 IEEE International Symposium on Circuits and Systems, 2015

2014
Self-Organization in Autonomous, Recurrent, Firing-Rate CrossNets With Quasi-Hebbian Plasticity.
IEEE Trans. Neural Networks Learn. Syst., 2014

Training and Operation of an Integrated Neuromorphic Network Based on Metal-Oxide Memristors.
CoRR, 2014

2009
Biologically Inspired Computing in CMOL CrossNets.
Proceedings of the Biologically Inspired Cognitive Architectures, 2009

2008
CMOL: Second life for silicon.
Microelectron. J., 2008

Defect-Tolerant Hybrid CMOS/Nanoelectronic Circuits.
Proceedings of the 23rd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2008), 2008

Design and defect tolerance beyond CMOS.
Proceedings of the 6th International Conference on Hardware/Software Codesign and System Synthesis, 2008

2007
Global Reinforcement Learning in Neural Networks.
IEEE Trans. Neural Networks, 2007

Defect-tolerant nanoelectronic pattern classifiers.
Int. J. Circuit Theory Appl., 2007

Prospects for the development of digital CMOL circuits.
Proceedings of the 2007 IEEE International Symposium on Nanoscale Architectures, 2007

2006
Global Reinforcement Learning in Neural Networks with Stochastic Synapses.
Proceedings of the International Joint Conference on Neural Networks, 2006

In Situ Training of CMOL CrossNets.
Proceedings of the International Joint Conference on Neural Networks, 2006

A reconfigurable architecture for hybrid CMOS/Nanodevice circuits.
Proceedings of the ACM/SIGDA 14th International Symposium on Field Programmable Gate Arrays, 2006

CMOL FPGA circuits.
Proceedings of the 2006 International Conference on Computer Design & Conference on Computing in Nanotechnology, 2006

2005
Architectures for nanoelectronic implementation of artificial neural networks: new results.
Neurocomputing, 2005

CMOL CrossNets: Possible Neuromorphic Nanoelectronic Circuits.
Proceedings of the Advances in Neural Information Processing Systems 18 [Neural Information Processing Systems, 2005

CMOL CrossNets as Pattern Classifiers.
Proceedings of the Computational Intelligence and Bioinspired Systems, 2005

Hybrid CMOS/nanoelectronic digital circuits: devices, architectures, and design automation.
Proceedings of the 2005 International Conference on Computer-Aided Design, 2005

CMOL: possible hybrid semiconductor/nanodevice circuits.
Proceedings of the 2005 European Conference on Circuit Theory and Design, 2005

2004
Neuromorphic architectures for nanoelectronic circuits.
Int. J. Circuit Theory Appl., 2004

Architectures for Nanoelectronic Neural Networks: New Results.
Proceedings of the 12th European Symposium on Artificial Neural Networks, 2004

2003
CrossNets: possible neuromorphic networks based on nanoscale components.
Int. J. Circuit Theory Appl., 2003

CrossNets: Neuromorphic Networks for Nanoelectronic Implementation.
Proceedings of the Artificial Neural Networks and Neural Information Processing, 2003

2000
New Prospects for Electrostatic Data Storage Systems.
Proceedings of the Eighth NASA Goddard Space Flight Center Conference on Mass Storage Systems and Technologies in cooperation with Seventeenth IEEE Symposium on Mass Storage Systems, 2000

1999
Single-electron devices and their applications.
Proc. IEEE, 1999

Ultra High-Speed Superconductor System Design: Phase 2.
Proceedings of the High-Performance Computing and Networking, 7th International Conference, 1999

1998
Analysis of Q<sub>0</sub>-Independent Single-Electron Systems.
VLSI Design, 1998

Single-Electron Parametron.
VLSI Design, 1998

SENECA: a New Program for the Analysis of Single-Electron Devices.
VLSI Design, 1998


  Loading...