Mary L. Bailey

Affiliations:
  • University of Arizona, Tucson, USA


According to our database1, Mary L. Bailey authored at least 19 papers between 1988 and 1997.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

1997
Adapting the Network Interface for High-Performance Computing: The CNI Approach.
J. Supercomput., 1997

1996
Using ZPL to Develop a Parallel Chaos Router Simulator.
Proceedings of the 28th conference on Winter simulation, 1996

CNI: A High-Performance Network Interface for Workstation Clusters.
Proceedings of the 5th International Symposium on High Performance Distributed Computing (HPDC '96), 1996

1994
Empirical Measurements of Overheads in Conservative Asynchronous Simulations.
ACM Trans. Model. Comput. Simul., 1994

Parallel Logic Simulation of VLSI Systems.
ACM Comput. Surv., 1994

Towards "on the fly" performance models for conservative asynchronous protocols.
Proceedings of the 26th conference on Winter simulation, 1994

PathFinder: A Pattern-Based Packet Classifier.
Proceedings of the First USENIX Symposium on Operating Systems Design and Implementation (OSDI), 1994

1993
A delay-based model for circuit parallelism.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 1993

How using busses in multicomputer programs affects conservative parallel simulation.
Proceedings of the Seventh Workshop on Parallel and Distributed Simulation, 1993

1992
A time-based model for investigating parallel logic-level simulation.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 1992

How circuit size affects parallelism.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 1992

1991
Measuring the overhead in conservative parallel simulations of multicomputer programs.
Proceedings of the 23th Winter Simulation Conference, 1991

1990
Comparing Synchronization Protocols for Parallel Logic-Level Simulation.
Proceedings of the 1990 International Conference on Parallel Processing, 1990

1989
Apex: two architectures for generating parametric curves and surfaces.
Vis. Comput., 1989

A model for comparing synchronization strategies for parallel logic-level simulation.
Proceedings of the 1989 IEEE International Conference on Computer-Aided Design, 1989

1988

Voyeur: Graphical Views of Parallel Programs.
Proceedings of the ACM SIGPLAN and SIGOPS Workshop on Parallel and Distributed Debugging, 1988

Debugging Parallel Programs using Graphical Views.
Proceedings of the International Conference on Parallel Processing, 1988

An Empirical Study of On-chip Parallelism.
Proceedings of the 25th ACM/IEEE Conference on Design Automation, 1988


  Loading...