Md Farhadur Reza

Orcid: 0000-0002-2978-6671

According to our database1, Md Farhadur Reza authored at least 18 papers between 2016 and 2023.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2023
Machine Learning Enabled Solutions for Design and Optimization Challenges in Networks-on-Chip based Multi/Many-Core Architectures.
ACM J. Emerg. Technol. Comput. Syst., July, 2023

Heuristics-Enabled High-Performance Application Mapping in Network-on-Chip based Multicore Systems.
Proceedings of the IEEE International Conference on Omni-layer Intelligent Systems, 2023

2022
Deep Reinforcement Learning Enabled Self-Configurable Networks-on-Chip for High-Performance and Energy-Efficient Computing Systems.
IEEE Access, 2022

2021
Energy-efficient task-resource co-allocation and heterogeneous multi-core NoC design in dark silicon era.
Microprocess. Microsystems, October, 2021

Deep Reinforcement Learning with Different Rewards for Scheduling in High-Performance Computing Systems.
Proceedings of the 64th IEEE International Midwest Symposium on Circuits and Systems, 2021

Machine learning for design and optimization challenges in multi/many-core network-on-chip.
Proceedings of the NoCArc '21: Proceedings of the 14th International Workshop on Network on Chip Architectures, Virtual Event, Greece, October 18, 2021

Reinforcement Learning for Runtime Optimization for High Performance and Energy Efficient NoC.
Proceedings of the 18th International SoC Design Conference, 2021

Reinforcement Learning Enabled Routing for High-Performance Networks-on-Chip.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2021

2020
Deep Reinforcement Learning for Self-Configurable NoC.
Proceedings of the 33rd IEEE International System-on-Chip Conference, 2020

Reinforcement Learning based Dynamic Link Configuration for Energy-Efficient NoC.
Proceedings of the 63rd IEEE International Midwest Symposium on Circuits and Systems, 2020

2019
Energy-efficient and high-performance NoC architecture and mapping solution for deep neural networks.
Proceedings of the 13th IEEE/ACM International Symposium on Networks-on-Chip, 2019

Approximate Communication Strategies for Energy-Efficient and High Performance NoC: Opportunities and Challenges.
Proceedings of the 2019 on Great Lakes Symposium on VLSI, 2019

2018
Hotspot-aware task-resource co-allocation for heterogeneous many-core networks-on-chip.
Comput. Electr. Eng., 2018

Power- Thermal Aware Balanced Task-Resource Co-Allocation in Heterogeneous Many CPU-GPU Cores NoC in Dark Silicon Era.
Proceedings of the 31st IEEE International System-on-Chip Conference, 2018

Neuro-NoC: Energy Optimization in Heterogeneous Many-Core NoC using Neural Networks in Dark Silicon Era.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2018

DEC-NoC: An Approximate Framework Based on Dynamic Error Control with Applications to Energy-Efficient NoCs.
Proceedings of the 36th IEEE International Conference on Computer Design, 2018

2017
Dark silicon-power-thermal aware runtime mapping and configuration in heterogeneous many-core NoC.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2017

2016
Task-Resource Co-Allocation for Hotspot Minimization in Heterogeneous Many-Core NoCs.
Proceedings of the 26th edition on Great Lakes Symposium on VLSI, 2016


  Loading...