Nils Bosbach

Orcid: 0000-0002-2284-949X

According to our database1, Nils Bosbach authored at least 22 papers between 2019 and 2025.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2025
FMI Meets SystemC: A Framework for Cross-Tool Virtual Prototyping.
CoRR, July, 2025

Bridging the Gap: Physical PCI Device Integration Into SystemC-TLM Virtual Platforms.
CoRR, May, 2025

Optimizing Binary and Ternary Neural Network Inference on RRAM Crossbars using CIM-Explorer.
CoRR, May, 2025

Introducing Instruction-Accurate Simulators for Performance Estimation of Autotuning Workloads.
CoRR, May, 2025

The art of temporal decoupling.
Integr., 2025

Rapid RISC-V Floating Point Vector Simulation.
Proceedings of the Rapid Simulation and Performance Evaluation for Design Workshop, 2025

Tutorial: Full System Simulation with SystemC TLM-2.0 and the Arm Fast Models.
Proceedings of the 22nd IEEE International Conference on Software Architecture, 2025

FloppyFloat: An Open Source Floating Point Library for Instruction Set Simulators.
Proceedings of the Design, Automation & Test in Europe Conference, 2025

Static Global Register Allocation for Dynamic Binary Translators.
Proceedings of the Design, Automation & Test in Europe Conference, 2025

High-Performance ARM-on-ARM Virtualization for Multicore SystemC-TLM-Based Virtual Platforms.
Proceedings of the Design, Automation & Test in Europe Conference, 2025

2024
NQC²: A Non-Intrusive QEMU Code Coverage Plugin.
Proceedings of the 16th Workshop on Rapid Simulation and Performance Evaluation for Design, 2024

A Fully Automated Platform for Evaluating ReRAM Crossbars.
Proceedings of the 25th IEEE Latin American Test Symposium, 2024

CLSA-CIM: A Cross-Layer Scheduling Approach for Computing-in-Memory Architectures.
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2024

Towards High-Performance Virtual Platforms: A Parallelization Strategy for SystemC TLM-2.0 CPU Models.
Proceedings of the 61st ACM/IEEE Design Automation Conference, 2024

The Optimal Quantum of Temporal Decoupling.
Proceedings of the 29th Asia and South Pacific Design Automation Conference, 2024

2023
Architecture-Compiler Co-design for ReRAM-Based Multi-core CIM Architectures.
Proceedings of the VLSI-SoC 2023: Innovations for Trustworthy Artificial Intelligence, 2023

Mapping of CNNs on multi-core RRAM-based CIM architectures.
Proceedings of the 31st IFIP/IEEE International Conference on Very Large Scale Integration, 2023

Efficient RISC-V-on-x64 Floating Point Simulation.
Proceedings of the 41st IEEE International Conference on Computer Design, 2023

Entropy-Based Analysis of Benchmarks for Instruction Set Simulators.
Proceedings of the DroneSE and RAPIDO: System Engineering for constrained embedded systems, 2023

Work-in-Progress: A Generic Non-Intrusive Parallelization Approach for SystemC TlM-2.0-Based Virtual Platforms.
Proceedings of the International Conference on Hardware/Software Codesign and System Synthesis, 2023

2022
NISTT: A Non-Intrusive SystemC-TLM 2.0 Tracing Tool.
Proceedings of the 30th IFIP/IEEE 30th International Conference on Very Large Scale Integration, 2022

2019
A Versatile Low-Cost OS-based Phasor Measurement Unit.
Proceedings of the IEEE International Instrumentation and Measurement Technology Conference, 2019


  Loading...