Nordinah Binti Ismail

According to our database1, Nordinah Binti Ismail authored at least 13 papers between 2015 and 2022.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2022
Efficient hardware-accelerated pseudoinverse computation through algorithm restructuring for parallelization in high-level synthesis.
Int. J. Circuit Theory Appl., 2022

2020
Register-Transfer-Level Features for Machine-Learning-Based Hardware Trojan Detection.
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2020

A review of breast boundary and pectoral muscle segmentation methods in computer-aided detection/diagnosis of breast mammography.
Artif. Intell. Rev., 2020

Oversampling Based on Data Augmentation in Convolutional Neural Network for Silicon Wafer Defect Classification.
Proceedings of the Knowledge Innovation Through Intelligent Software Methodologies, Tools and Techniques, 2020

2019
HalalNet: A Deep Neural Network that Classifies the Halalness Slaughtered Chicken from their Images.
CoRR, 2019

Loop Optimizations of MGS-QRD Algorithm for FPGA High-Level Synthesis.
Proceedings of the 32nd IEEE International System-on-Chip Conference, 2019

Classification of Trojan Nets Based on SCOAP Values using Supervised Learning.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2019

Evaluation of SRAM PUF Characteristics and Generation of Stable Bits for IoT Security.
Proceedings of the Emerging Trends in Intelligent Computing and Informatics, 2019

Net Classification Based on Testability and Netlist Structural Features for Hardware Trojan Detection.
Proceedings of the 28th IEEE Asian Test Symposium, 2019

Machine-Learning-Based Multiple Abstraction-Level Detection of Hardware Trojan Inserted at Register-Transfer Level.
Proceedings of the 28th IEEE Asian Test Symposium, 2019

2016
SVA checker generator for FPGA-based verification platform.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2016

Power-aware through-silicon-via minimization by partitioning finite state machine with datapath.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2016

2015
Integrally accurate resolver-to-digital converter (RDC).
Proceedings of the 10th Asian Control Conference, 2015


  Loading...