Osami Wada

Orcid: 0000-0002-8869-4785

According to our database1, Osami Wada authored at least 29 papers between 2005 and 2024.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of five.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2024
Design of Reference-free Flash ADC With On-chip Rank-based Comparator Selection Using Multiple Comparator Groups.
IPSJ Trans. Syst. LSI Des. Methodol., 2024

2023
CMOS Temperature Sensor Utilizing Gate-length-based Threshold Voltage Modulation.
Proceedings of the 21st IEEE Interregional NEWCAS Conference, 2023

An Adaptive-Sampling Digital LDO with Statistical Comparator Selection Achieving 99.99% Maximum Current Efficiency and 0.25ps FoM in 65nm.
Proceedings of the IEEE Asian Solid-State Circuits Conference, 2023

A Fully Synchronous Digital LDO with Built-in Adaptive Frequency Modulation and Implicit Dead-Zone Control.
Proceedings of the 28th Asia and South Pacific Design Automation Conference, 2023

Demonstration of Order Statistics Based Flash ADC in a 65nm Process.
Proceedings of the 28th Asia and South Pacific Design Automation Conference, 2023

2022
Order Statistics Based Low-Power Flash ADC with On-Chip Comparator Selection.
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., November, 2022

Low-Power Design of Digital LDO With Nonlinear Symmetric Frequency Generation.
IEEE Trans. Circuits Syst. II Express Briefs, 2022

Circuit analysis of radiation reaction in metamaterials by retarded electromagnetic coupling.
IET Circuits Devices Syst., 2022

Performance Improvement of Order Statistics Based Flash ADC Using Multiple Comparator Groups.
Proceedings of the 20th IEEE Interregional NEWCAS Conference, 2022

2021
Flash ADC Utilizing Offset Voltage Variation With Order Statistics Based Comparator Selection.
Proceedings of the 22nd International Symposium on Quality Electronic Design, 2021

A process scalable voltage-reference-free temperature sensor utilizing MOSFET threshold voltage variation.
Proceedings of the IEEE Asian Solid-State Circuits Conference, 2021

2018
Equivalent-Circuit Model with Retarded Electromagnetic Coupling for Meta-Atoms of Wired Metallic Spheres.
IEICE Trans. Electron., 2018

2017
Equivalent-Circuit Model for Meta-Atoms Consisting of Wired Metallic Spheres.
IEICE Trans. Electron., 2017

2016
Connector Model for Use in Common-Mode Antenna Model Used to Estimate Radiation from Printed Circuit Boards with Board-to-Board Connector.
IEICE Trans. Commun., 2016

2015
Foreword.
IEICE Trans. Commun., 2015

Modeling of Bulk Current Injection Setup for Automotive Immunity Test Using Electromagnetic Analysis.
IEICE Trans. Commun., 2015

Relation between internal terminal voltage and immunity behavior of LDO regulator circuits.
Proceedings of the 10th International Workshop on the Electromagnetic Compatibility of Integrated Circuits, 2015

2013
Chair's welcome.
Proceedings of the 9th International Workshop on Electromagnetic Compatibility of Integrated Circuits, 2013

Substrate noise reduction based on impedance balance using tunable resistances.
Proceedings of the 9th International Workshop on Electromagnetic Compatibility of Integrated Circuits, 2013

Improvement of reproducibility of DPI method to quantify RF conducted immunity of LDO regulator.
Proceedings of the 9th International Workshop on Electromagnetic Compatibility of Integrated Circuits, 2013

Impedance balance control for suppression of fluctuation on ground voltage in LSI package.
Proceedings of the 9th International Workshop on Electromagnetic Compatibility of Integrated Circuits, 2013

2010
Suppression of Guard-Trace Resonance by Matched Termination for Reducing Common-Mode Radiation.
IEICE Trans. Commun., 2010

Calculation of Common-Mode Radiation from Single-Channel Differential Signaling System Using Imbalance Difference Model.
IEICE Trans. Commun., 2010

2009
Importance and Limitations of Modeling Parasitic Capacitance between Package and PCB for Power Bus Noise and Radiation.
IEICE Trans. Commun., 2009

Evaluation of EMI Reduction Effect of Guard Traces Based on Imbalance Difference Model.
IEICE Trans. Commun., 2009

Increase of Common-Mode Radiation due to Guard Trace Voltage and Determination of Effective Via-Location.
IEICE Trans. Commun., 2009

2008
Indirect extension of the image theory to partial inductance calculations.
IEICE Electron. Express, 2008

2007
De-Embedding Technique for the Extraction of Parasitic and Stray Capacitances from 1-Port Measurements.
IEICE Trans. Commun., 2007

2005
Modeling and Simulation of Via-Connected Power Bus Stacks in Multilayer PCBs.
IEICE Trans. Commun., 2005


  Loading...