Yoshitaka Toyota

According to our database1, Yoshitaka Toyota authored at least 12 papers between 2005 and 2023.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of five.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2023
Artificial-Voice-Based Conversational Lecture Video Clips for Flipped Classroom.
Proceedings of the 32nd IEEE International Symposium on Industrial Electronics, 2023

2021
Evaluation of Side-Channel Leakage Simulation by Using EMC Macro-Model of Cryptographic Devices.
IEICE Trans. Commun., 2021

Practical Design Methodology of Mode-Conversion-Free Tightly Coupled Asymmetrically Tapered Bend for High-Density Differential Wiring.
IEICE Trans. Commun., 2021

2020
Mitigating differential skew by rotating meshed ground for high-density layout in flexible printed circuits.
IEICE Electron. Express, 2020

2016
Connector Model for Use in Common-Mode Antenna Model Used to Estimate Radiation from Printed Circuit Boards with Board-to-Board Connector.
IEICE Trans. Commun., 2016

2015
Suppression of Mode Conversion by Using Tightly Coupled Asymmetrically Tapered Bend in Differential Lines.
IEICE Trans. Commun., 2015

2013
Estimation of data-dependent power voltage variations of FPGA by equivalent circuit modeling from on-board measurements.
Proceedings of the 9th International Workshop on Electromagnetic Compatibility of Integrated Circuits, 2013

2010
Suppression of Guard-Trace Resonance by Matched Termination for Reducing Common-Mode Radiation.
IEICE Trans. Commun., 2010

Calculation of Common-Mode Radiation from Single-Channel Differential Signaling System Using Imbalance Difference Model.
IEICE Trans. Commun., 2010

2009
Evaluation of EMI Reduction Effect of Guard Traces Based on Imbalance Difference Model.
IEICE Trans. Commun., 2009

Increase of Common-Mode Radiation due to Guard Trace Voltage and Determination of Effective Via-Location.
IEICE Trans. Commun., 2009

2005
Modeling and Simulation of Via-Connected Power Bus Stacks in Multilayer PCBs.
IEICE Trans. Commun., 2005


  Loading...