Peifang Wu
Orcid: 0009-0003-5985-2398
According to our database1,
Peifang Wu authored at least 3 papers
between 2023 and 2026.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2026
A 6.8-GHz Fractional-N Pulse-Shaper-Based PLL Achieving -269.9-dB FoM<sub>Jitter-N-Area</sub>.
IEEE Trans. Circuits Syst. I Regul. Pap., April, 2026
2025
An All-Digital Spread-Spectrum Clock Generator With Feedforward Gain Calibration for LPWAN Chirp Transmission System.
IEEE Trans. Circuits Syst. II Express Briefs, April, 2025
2023
A Vernier Time-to-Digital Converter with 1.5ps Resolution for an All-Digital Phase Locked Loop in 28nm CMOS.
Proceedings of the 15th IEEE International Conference on ASIC, 2023