Per Lindgren

According to our database1, Per Lindgren authored at least 52 papers between 1992 and 2023.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2023
SyncRim - A modern Simulator for Synchronous Circuits implemented in Rust.
Proceedings of the IEEE Nordic Circuits and Systems Conference, 2023

Hardware support for Static-Priority Stack Resource Policy based scheduling.
Proceedings of the 32nd IEEE International Symposium on Industrial Electronics, 2023

AnTiQ: A Hardware-Accelerated Priority Queue Design with Constant Time Arbitrary Element Removal.
Proceedings of the 26th Euromicro Conference on Digital System Design, 2023

2019
Verification of Safety Functions Implemented in Rust - a Symbolic Execution based approach.
Proceedings of the 17th IEEE International Conference on Industrial Informatics, 2019

Cargo-call-stack Static Call-stack Analysis for Rust.
Proceedings of the 17th IEEE International Conference on Industrial Informatics, 2019

2018
Introducing Certified Compilation in Education by a Functional Language Approach.
Proceedings of the Proceedings Seventh International Workshop on Trends in Functional Programming in Education, 2018

Heapless: Dynamic Data Structures without Dynamic Heap Allocator for Rust.
Proceedings of the 16th IEEE International Conference on Industrial Informatics, 2018

No Panic! Verification of Rust Programs by Symbolic Execution.
Proceedings of the 16th IEEE International Conference on Industrial Informatics, 2018

Hardware-in-the-loop based WCET analysis with KLEE.
Proceedings of the 23rd IEEE International Conference on Emerging Technologies and Factory Automation, 2018

2017
End-to-End Response Time of IEC 61499 Distributed Applications Over Switched Ethernet.
IEEE Trans. Ind. Informatics, 2017

2016
RTFM-core: course in compiler construction.
SIGBED Rev., 2016

Abstract timers and their implementation onto the ARM Cortex-M family of MCUs.
SIGBED Rev., 2016

Contract based verification of IEC 61499.
Proceedings of the 14th IEEE International Conference on Industrial Informatics, 2016

Safe tasks: Run time verification of the RTFM-lang model of computation.
Proceedings of the 21st IEEE International Conference on Emerging Technologies and Factory Automation, 2016

Towards certified compilation of RTFM-core applications.
Proceedings of the 21st IEEE International Conference on Emerging Technologies and Factory Automation, 2016

A Comparison of Formal Verification Approaches for IEC 61499.
Proceedings of the 21st IEEE International Conference on Emerging Technologies and Factory Automation, 2016

2015
A Formal Perspective on IEC 61499 Execution Control Chart Semantics.
Proceedings of the 2015 IEEE TrustCom/BigDataSE/ISPA, 2015

Well-formed control flow for critical sections in RTFM-core.
Proceedings of the 13th IEEE International Conference on Industrial Informatics, 2015

Response time for IEC 61499 over Ethernet.
Proceedings of the 13th IEEE International Conference on Industrial Informatics, 2015

RTFM-RT: A threaded runtime for RTFM-core - towards execution of IEC 61499.
Proceedings of the 20th IEEE Conference on Emerging Technologies & Factory Automation, 2015

A real-time semantics for the IEC 61499 standard.
Proceedings of the 20th IEEE Conference on Emerging Technologies & Factory Automation, 2015

2014
Real-time execution of function blocks for Internet of Things using the RTFM-kernel.
Proceedings of the 2014 IEEE Emerging Technology and Factory Automation, 2014

2013
Real-time for the masses, step 1: Programming API and static priority SRP kernel primitives.
Proceedings of the 8th IEEE International Symposium on Industrial Embedded Systems, 2013

A SOA approach to delay and jitter tolerant distributed real-time Complex Event Processing.
Proceedings of the 22nd IEEE International Symposium on Industrial Electronics, 2013

2012
Towards a lightweight CEP engine for embedded systems.
Proceedings of the 38th Annual Conference on IEEE Industrial Electronics Society, 2012

Leveraging tinyos for integration in process automation and control systems.
Proceedings of the 38th Annual Conference on IEEE Industrial Electronics Society, 2012

2011
An IDE for component-based design of embedded real-time software.
Proceedings of the Industrial Embedded Systems (SIES), 2011

2010
Road Surface Networks technology enablers for enhanced ITS.
Proceedings of the Second IEEE Vehicular Networking Conference, 2010

2009
Enabling Component-Based Design for Embedded Real-Time Software.
J. Comput., 2009

2008
A Bluetooth-based Sensor Node for Low-Power Ad Hoc Networks.
J. Comput., 2008

TinyTimber, Reactive Objects in C for Real-Time Embedded Systems.
Proceedings of the Design, Automation and Test in Europe, 2008

IP over CAN, Transparent Vehicular to Infrastructure Access.
Proceedings of the 5th IEEE Consumer Communications and Networking Conference, 2008

2007
A Power Management Architecture for Sensor Nodes.
Proceedings of the IEEE Wireless Communications and Networking Conference, 2007

A correct and useful incremental copying garbage collector.
Proceedings of the 6th International Symposium on Memory Management, 2007

FIFO WiDOM: Timely control over wireless links.
Proceedings of the IEEE International Conference on Control Applications, 2007

2006
An Infrastructure for Service Oriented Sensor Networks.
J. Comput., 2006

Service and device discovery of nodes in a wireless sensor network.
Proceedings of the 3rd IEEE Consumer Communications and Networking Conference, 2006

Time synchronous Bluetooth sensor networks.
Proceedings of the 3rd IEEE Consumer Communications and Networking Conference, 2006

2004
Mobile internet enabled sensors using mobile phones as access network.
J. Inf. Technol. Constr., 2004

Enriched Media-Experience of Sport Events.
Proceedings of the 6th IEEE Workshop on Mobile Computing Systems and Applications (WMCSA 2004), 2004

2002
Low Power Optimization Techniques for BDD Mapped Finite State Machines.
Proceedings of the 11th IEEE/ACM International Workshop on Logic & Synthesis, 2002

Switching activity estimation of finite state machines for low power synthesis.
Proceedings of the 2002 International Symposium on Circuits and Systems, 2002

2001
Low power optimization technique for BDD mapped circuits.
Proceedings of ASP-DAC 2001, 2001

2000
Minimization of Ordered Pseudo Kronecker Decision Diagrams.
Proceedings of the IEEE International Conference On Computer Design: VLSI In Computers & Processors, 2000

1999
Synthesis of Pseudo Kronecker Lattice Diagrams.
Proceedings of the IEEE International Conference On Computer Design, 1999

1998
Look-up Table FPGA Synthesis from Minimized Multi-Valued Pseudo Kronecker Expressions.
Proceedings of the 28th IEEE International Symposium on Multiple-Valued Logic, 1998

1996
Fast Circuit Switching for the Next Generation of High Performance Networks.
IEEE J. Sel. Areas Commun., 1996

1995
Improved computational methods and lazy evaluation of the Ordered Ternary Decision Diagram.
Proceedings of the 1995 Conference on Asia Pacific Design Automation, Makuhari, Massa, Chiba, Japan, August 29, 1995

1994
The DTM Gigabit Network.
J. High Speed Networks, 1994

Fast Connection Establishment in the DTM Gigabit Network.
Proceedings of the High Performance Networking V, Proceedings of the IFIP TC6/WG6.4 Fifth International Conference on High Performance Networking, Grenoble, France, 27 June, 1994

Ordered ternary decision diagrams and the multivalued compiled simulation of unmapped logic.
Proceedings of the Proceedings 27th Annual Simulation Symposium, 1994

1992
The Swedish multiG-PTM dual fiber network.
Proceedings of the Broadband Communications, 1992


  Loading...