Qin Liu

Orcid: 0000-0002-1064-2221

Affiliations:
  • Nanjing University, Software Institute, China
  • Waseda University, Graduate School of Information, Production and System, Japan (former)


According to our database1, Qin Liu authored at least 35 papers between 2008 and 2024.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2024
Semi-supervised attention based merging network with hybrid dilated convolution module for few-shot HDR video reconstruction.
Multim. Tools Appl., April, 2024

2023
Multi-Prior Based Multi-Scale Condition Network for Single-Image HDR Reconstruction.
Proceedings of the 18th International Conference on Machine Vision and Applications, 2023

HDR-LMDA: A Local Area-Based Mixed Data Augmentation Method for Hdr Video Reconstruction.
Proceedings of the IEEE International Conference on Image Processing, 2023

Pyramid Spatial Feature Transform and Shared-Offsets Deformable Alignment Based Convolutional Network for HDR Imaging.
Proceedings of the IEEE International Conference on Acoustics, 2023

2022
Attention-guided network with inverse tone-mapping guided up-sampling for HDR imaging of dynamic scenes.
Multim. Tools Appl., 2022

2021
Texture and exposure awareness based refill for HDRI reconstruction of saturated and occluded areas.
IET Image Process., 2021

2020
HomoTR: Online Test Recommendation System Based on Homologous Code Matching.
Proceedings of the 35th IEEE/ACM International Conference on Automated Software Engineering, 2020

Selective Kernel and Motion-emphasized Loss Based Attention-guided Network for HDR Imaging of Dynamic Scenes.
Proceedings of the 25th International Conference on Pattern Recognition, 2020

2017
Robust Ghost-Free High-Dynamic-Range Imaging by Visual Salience Based Bilateral Motion Detection and Stack Extension Based Exposure Fusion.
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2017

Visual salience and stack extension based ghost removal for high-dynamic-range imaging.
Proceedings of the 2017 IEEE International Conference on Image Processing, 2017

2015
Ghost-free high dynamic range imaging via moving objects detection and extension.
Proceedings of the Asia-Pacific Signal and Information Processing Association Annual Summit and Conference, 2015

2014
Motion area based exposure fusion algorithm for ghost removal in high dynamic range video generation.
Proceedings of the Asia-Pacific Signal and Information Processing Association Annual Summit and Conference, 2014

2010
Constant Bit-Rate Multi-Stage Rate Control for Rate-Distortion Optimized H.264/AVC Encoders.
IEICE Trans. Inf. Syst., 2010

Fully Utilized and Low Design Effort Architecture for H.264/AVC Intra Predictor Generation.
Proceedings of the Advances in Multimedia Modeling, 2010

Low Bit-Rate Motion Block Detection for Uncompressed Indoor Surveillance.
Proceedings of the Prodeedings of the 2010 International Conference on Computational Science and Its Applications, 2010

2009
Macroblock Feature Based Adaptive Propagate Partial SAD Architecture for HDTV Application.
IPSJ Trans. Syst. LSI Des. Methodol., 2009

Hardware-Oriented Early Detection Algorithms for 4×4 and 8×8 All-Zero Blocks in H.264
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2009

Macroblock and Motion Feature Analysis to H.264/AVC Fast Inter Mode Decision.
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2009

Adaptive Sub-Sampling Based Reconfigurable SAD Tree Architecture for HDTV Application.
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2009

VLSI Oriented Fast Motion Estimation Algorithm Based on Pixel Difference, Block Overlapping and Motion Feature Analysis.
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2009

On bit allocation and Lagrange Multiplier adjustment for rate-distortion optimized H.264 rate control.
Proceedings of the 2009 IEEE International Workshop on Multimedia Signal Processing, 2009

Highly parallel fractional motion estimation engine for Super Hi-Vision 4k×4k@60fps.
Proceedings of the 2009 IEEE International Workshop on Multimedia Signal Processing, 2009

Content aware configurable architecture for H.264/AVC integer motion estimation engine.
Proceedings of the 2009 IEEE International Conference on Multimedia and Expo, 2009

Macroblock feature and motion involved multi-stage fast inter mode decision algorithm in H.264/AVC video coding.
Proceedings of the International Conference on Image Processing, 2009

Spatial feature based reconfigurable H.264/AVC integer motion estimation architecture for HDTV video encoder.
Proceedings of the 16th International Conference on Digital Signal Processing, 2009

Reconfigurable SAD tree architecture based on adaptive sub-sampling in HDTV application.
Proceedings of the 19th ACM Great Lakes Symposium on VLSI 2009, 2009

Rate-distortion optimized multi-stage rate control algorithm for H.264/AVC video coding.
Proceedings of the 17th European Signal Processing Conference, 2009

Fast inter mode decision algorithm based on macroblock and motion feature analysis for H.264/AVC video coding.
Proceedings of the 17th European Signal Processing Conference, 2009

2008
A 41 mW VGA@30 fps Quadtree Video Encoder for Video Surveillance Systems.
IEICE Trans. Electron., 2008

Edge Block Detection and Motion Vector Information Based Fast VBSME Algorithm.
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2008

Macroblock Feature Based Complexity Reduction for H.264/AVC Motion Estimation.
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2008

Early detection algorithms for 8×8 all-zero blocks in H.264/AVC.
Proceedings of the International Workshop on Multimedia Signal Processing, 2008

A motion vector difference based self-incremental adaptive search range algorithm for variable block size motion estimation.
Proceedings of the International Conference on Image Processing, 2008

Early detection algorithms for 4×4 and 8×8 all-zero blocks in H.264/AVC.
Proceedings of the 2008 16th European Signal Processing Conference, 2008

Compressor tree based processing element optimization in propagate partial SAD architecture.
Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems, 2008


  Loading...