Ramesh Radhakrishnan

According to our database1, Ramesh Radhakrishnan authored at least 15 papers between 1996 and 2020.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2020
Demystifying the MLPerf Training Benchmark Suite.
Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software, 2020

2019
Demystifying the MLPerf Benchmark Suite.
CoRR, 2019

Evaluating GPU Performance for Deep Learning Workloads in Virtualized Environment.
Proceedings of the 17th International Conference on High Performance Computing & Simulation, 2019

2005
IBRIX File System: Architecture and Design.
Proceedings of the 2005 IEEE International Conference on Cluster Computing (CLUSTER 2005), September 26, 2005

Performance Effects of Interrupt Throttle Rate on Linux Clusters using Intel Gigabit Network Adapters.
Proceedings of the 2005 IEEE International Conference on Cluster Computing (CLUSTER 2005), September 26, 2005

2004
Evaluating Performance of BLAST on Intel Xeon and Itanium2 Processors.
Proceedings of the Parallel and Distributed Processing and Applications, 2004

2001
Java Runtime Systems: Characterization and Architectural Implications.
IEEE Trans. Computers, 2001

Improving Java performance using hardware translation.
Proceedings of the 15th international conference on Supercomputing, 2001

2000
Allowing for ILP in an embedded Java processor.
Proceedings of the 27th International Symposium on Computer Architecture (ISCA 2000), 2000

Architectural Issues in Java Runtime Systems.
Proceedings of the Sixth International Symposium on High-Performance Computer Architecture, 2000

1999
Characterization of Java Applications at Bytecode and Ultra-SPARC Machine Code Levels.
Proceedings of the IEEE International Conference On Computer Design, 1999

A Performance Study of Modern Web Server Applications.
Proceedings of the Euro-Par '99 Parallel Processing, 5th International Euro-Par Conference, Toulouse, France, August 31, 1999

1998
Evaluating MMX Technology Using DSP and Multimedia Applications.
Proceedings of the 31st Annual IEEE/ACM International Symposium on Microarchitecture, 1998

Execution characteristics of object oriented programs on the UltraSPARC-II.
Proceedings of the 5th International Conference On High Performance Computing, 1998

1996
Improving the parallelism and concurrency in decoupled architectures.
Proceedings of the Eighth IEEE Symposium on Parallel and Distributed Processing, 1996


  Loading...