Riadh Ben Abdelhamid

Orcid: 0000-0001-8504-4739

According to our database1, Riadh Ben Abdelhamid authored at least 11 papers between 2019 and 2024.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2024
Scalable dual-instruction multiple-data processing on an efficient systolic-array architecture.
Proceedings of the IEEE International Parallel and Distributed Processing Symposium, 2024

Systolic Array-Based Many-Core Processor with Simultaneous Dual-Instruction Issuance.
Proceedings of the 14th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies, 2024

SPARKLE: A 1,024-Core/16,384-Thread Single FPGA Many-Core RISC-V Barrel Processor Overlay.
Proceedings of the 35th IEEE International Conference on Application-specific Systems, 2024

2023
A Scalable Many-core Overlay Architecture on an HBM2-enabled Multi-Die FPGA.
ACM Trans. Reconfigurable Technol. Syst., March, 2023

Quantitative study of floating-point precision on modern FPGAs.
Proceedings of the 13th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies, 2023

2022
Packed SIMD Vectorization of the DRAGON2-CB.
Proceedings of the 15th IEEE International Symposium on Embedded Multicore/Many-core Systems-on-Chip, 2022

2021
A Highly-Efficient and Tightly-Connected Many-Core Overlay Architecture.
IEEE Access, 2021

2020
Condensing an overload of parallel computing ingredients into a single architecture recipe.
Proceedings of the 31st IEEE International Conference on Application-specific Systems, 2020

A Block-Based Systolic Array on an HBM2 FPGA for DNA Sequence Alignment.
Proceedings of the Applied Reconfigurable Computing. Architectures, Tools, and Applications, 2020

2019
MITRACA: A Next-Gen Heterogeneous Architecture.
Proceedings of the 13th IEEE International Symposium on Embedded Multicore/Many-core Systems-on-Chip, 2019

MITRACA: Manycore Interlinked Torus Reconfigurable Accelerator Architecture.
Proceedings of the 30th IEEE International Conference on Application-specific Systems, 2019


  Loading...