Yoshiki Yamaguchi

Orcid: 0000-0001-9744-8271

According to our database1, Yoshiki Yamaguchi authored at least 81 papers between 1999 and 2024.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2024
FPGA-based ultra-low latency background remover.
Proceedings of the IEEE International Conference on Consumer Electronics, 2024

Stereo Vision System for Crop Height Measurement Using a Monocular Camera-Equipped Drone.
Proceedings of the IEEE International Conference on Consumer Electronics, 2024

Low-latency and high-bandwidth communication using HSS transceivers on a Versal FPGA.
Proceedings of the IEEE International Conference on Consumer Electronics, 2024

2023
A Scalable Many-core Overlay Architecture on an HBM2-enabled Multi-Die FPGA.
ACM Trans. Reconfigurable Technol. Syst., March, 2023

A cost/power efficient storage system with directly connected FPGA and SATA disks.
Proceedings of the 16th IEEE International Symposium on Embedded Multicore/Many-core Systems-on-Chip, 2023

GPU-FPGA-accelerated Radiative Transfer Simulation with Inter-FPGA Communication.
Proceedings of the International Conference on High Performance Computing in Asia-Pacific Region, 2023

FPGA-based detector with SiC sensing for real-time monitoring of muon beams: A preliminary report of the SCIBER-1 system in COMET Phase-α.
Proceedings of the 13th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies, 2023

Quantitative study of floating-point precision on modern FPGAs.
Proceedings of the 13th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies, 2023

A state vector quantum simulator working on FPGAs with extensible SATA storage.
Proceedings of the International Conference on Field Programmable Technology, 2023

Enormous-Scale Quantum State Vector Calculation with FPGA-accelerated SATA storages.
Proceedings of the International Conference on Field Programmable Technology, 2023

GPU Acceleration of Multi-Object Tracking with Motion Vector Interpolation and Affine Transformation.
Proceedings of the 34th IEEE International Conference on Application-specific Systems, 2023

2022
Real-Time FPGA Implementation of FIR Filter Using OpenCL Design.
J. Signal Process. Syst., 2022

Accelerating Radiative Transfer Simulation on NVIDIA GPUs with OpenACC.
Proceedings of the Parallel and Distributed Computing, Applications and Technologies, 2022

Packed SIMD Vectorization of the DRAGON2-CB.
Proceedings of the 15th IEEE International Symposium on Embedded Multicore/Many-core Systems-on-Chip, 2022

FPGA-based acceleration of stereo matching using OpenCL.
Proceedings of the 2022 International Conference on Computer, 2022

Implementation and Performance Evaluation of Memory System Using Addressable Cache for HPC Applications on HBM2 Equipped FPGAs.
Proceedings of the Euro-Par 2022: Parallel Processing Workshops, 2022

2021
A Highly-Efficient and Tightly-Connected Many-Core Overlay Architecture.
IEEE Access, 2021

FPGA-Based Implementation of the Stereo Matching Algorithm Using High-Level Synthesis.
Proceedings of the 14th IEEE International Symposium on Embedded Multicore/Many-core Systems-on-Chip, 2021

An efficient RTL buffering scheme for an FPGA-accelerated simulation of diffuse radiative transfer.
Proceedings of the International Conference on Field-Programmable Technology, 2021

An FPGA-based storage control with load balancing.
Proceedings of the IEEE International Conference on Cluster Computing, 2021

HBM2 Memory System for HPC Applications on an FPGA.
Proceedings of the IEEE International Conference on Cluster Computing, 2021

2020
FPGA-based implementation of a chirp signal generator using an OpenCL design.
Microprocess. Microsystems, 2020

Multi-Hybrid Accelerated Simulation by GPU and FPGA on Radiative Transfer Simulation in Astrophysics.
J. Inf. Process., 2020

OpenCL-enabled Parallel Raytracing for Astrophysical Application on Multiple FPGAs with Optical Links.
Proceedings of the 2020 IEEE/ACM International Workshop on Heterogeneous High-performance Reconfigurable Computing, 2020

Performance Evaluation of Pipelined Communication Combined with Computation in OpenCL Programming on FPGA.
Proceedings of the 2020 IEEE International Parallel and Distributed Processing Symposium Workshops, 2020

A study of FPGA-based cluster computing by high-speed serial-link communication.
Proceedings of the Eighth International Symposium on Computing and Networking Workshops, 2020

Toward OpenACC-enabled GPU-FPGA Accelerated Computing.
Proceedings of the IEEE International Conference on Cluster Computing, 2020

High-Performance Computation of LGCA Fluid Dynamics on an FPGA-Based Platform.
Proceedings of the 5th International Conference on Computer and Communication Systems, 2020

Accelerating Radiative Transfer Simulation with GPU-FPGA Cooperative Computation.
Proceedings of the 31st IEEE International Conference on Application-specific Systems, 2020

Condensing an overload of parallel computing ingredients into a single architecture recipe.
Proceedings of the 31st IEEE International Conference on Application-specific Systems, 2020

FPGA-Based Computational Fluid Dynamics Simulation Architecture via High-Level Synthesis Design Method.
Proceedings of the Applied Reconfigurable Computing. Architectures, Tools, and Applications, 2020

A Block-Based Systolic Array on an HBM2 FPGA for DNA Sequence Alignment.
Proceedings of the Applied Reconfigurable Computing. Architectures, Tools, and Applications, 2020

2019
OpenCL Implementation of FPGA-Based Signal Generation and Measurement.
IEEE Access, 2019

MITRACA: A Next-Gen Heterogeneous Architecture.
Proceedings of the 13th IEEE International Symposium on Embedded Multicore/Many-core Systems-on-Chip, 2019

GPU-FPGA Heterogeneous Computing with OpenCL-Enabled Direct Memory Access.
Proceedings of the IEEE International Parallel and Distributed Processing Symposium Workshops, 2019

Parallel Processing on FPGA Combining Computation and Communication in OpenCL Programming.
Proceedings of the IEEE International Parallel and Distributed Processing Symposium Workshops, 2019

FPGA-based Implementation of Memory-Intensive Application using OpenCL.
Proceedings of the 10th International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies, 2019

A High-Level Synthesis Design for a Scalable Hydrodynamic Simulation on OpenCL FPGA Platform.
Proceedings of the 10th International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies, 2019

MITRACA: Manycore Interlinked Torus Reconfigurable Accelerator Architecture.
Proceedings of the 30th IEEE International Conference on Application-specific Systems, 2019

2018
OpenCL-ready High Speed FPGA Network for Reconfigurable High Performance Computing.
Proceedings of the International Conference on High Performance Computing in Asia-Pacific Region, 2018

Accelerating Space Radiative Transfer on FPGA using OpenCL.
Proceedings of the 9th International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies, 2018

Programmable Logic Devices (PLDs) in Practical Applications.
Proceedings of the Principles and Structures of FPGAs., 2018

2017
Thorough analysis of PCIe Gen3 communication.
Proceedings of the International Conference on ReConFigurable Computing and FPGAs, 2017

A Study of TRAX Player by Template Matching.
Proceedings of the Fifth International Symposium on Computing and Networking, 2017

2016
FPGA-based Volleyball Player Tracker.
SIGARCH Comput. Archit. News, 2016

Performance evaluation of Stratix V DE5-Net FPGA board for high performance computing.
Proceedings of the 2016 International Conference on Computer, 2016

2015
Energy Efficiency Improvement by Dynamic Reconfiguration for Embedded Systems.
IEICE Trans. Inf. Syst., 2015

2013
The Flexible Sound Synthesizer on an FPGA.
Proceedings of the First International Symposium on Computing and Networking, 2013

The study of three-dimensional multiphase-flow simulator.
Proceedings of the 23rd International Conference on Field programmable Logic and Applications, 2013

2012
An augmented reality system with a coarse-grained reconfigurable device.
SIGARCH Comput. Archit. News, 2012

2011
A study of an FPGA based flexible SIMD processor.
SIGARCH Comput. Archit. News, 2011

A comparison of FPGAs, GPUS and CPUS for Smith-Waterman algorithm (abstract only).
Proceedings of the ACM/SIGDA 19th International Symposium on Field Programmable Gate Arrays, 2011

FPGA-Based Smith-Waterman Algorithm: Analysis and Novel Design.
Proceedings of the Reconfigurable Computing: Architectures, Tools and Applications, 2011

2009
A visual-inspection system using a self-organizing map.
Artif. Life Robotics, 2009

Dynamic reconfiguration system for real-time video processing.
Proceedings of the 19th International Conference on Field Programmable Logic and Applications, 2009

Performance comparison of FPGA, GPU and CPU in image processing.
Proceedings of the 19th International Conference on Field Programmable Logic and Applications, 2009

Tile-Based Fault Tolerant Approach Using Partial Reconfiguration.
Proceedings of the Reconfigurable Computing: Architectures, 2009

2008
A reconfigurable VLSI-based double-lens tracking camera.
Artif. Life Robotics, 2008

Real-world applications on the reconfigurable-VLSI-based double-lens tracking-camera.
Artif. Life Robotics, 2008

The Segmental-Transmission-Line: Its Design and Prototype Evaluation.
Proceedings of the Evolvable Systems: From Biology to Hardware, 2008

An adaptive pattern recognition hardware with on-chip shift register-based partial reconfiguration.
Proceedings of the 2008 International Conference on Field-Programmable Technology, 2008

How fast is an FPGA in image processing?
Proceedings of the FPL 2008, 2008

2007
Mesoscopic-level Simulation of Dynamics and Interactions of Biological Molecules Using Monte Carlo Simulation.
J. VLSI Signal Process., 2007

Multiple Sequence Alignment Based on Dynamic Programming Using FPGA.
IEICE Trans. Inf. Syst., 2007

A bio-inspired tracking camera system.
Artif. Life Robotics, 2007

A Lattice Gas Cellular Automata Simulator on the Cell Broadband Engine.
Proceedings of the Parallel Computing: Architectures, 2007

Bio-Inspired Functional Asymmetry Camera System.
Proceedings of the Neural Information Processing, 14th International Conference, 2007

High speed tablation system using an FPGA designed for distribution tables of frequent DNA subsequences.
Proceedings of the FPL 2007, 2007

An FPGA Implementation of Multiple Sequence Alignment Based on Carrillo-Lipman Method.
Proceedings of the FPL 2007, 2007

An Acceleration Method for Evolutionary Systems Based on Iterated Prisoner's Dilemma.
Proceedings of the Reconfigurable Computing: Architectures, 2007

2006
Realization of the sound space environment for the radiation-tolerant space craft.
Proceedings of the 2006 IEEE International Conference on Reconfigurable Computing and FPGA's, 2006

Multidimensional Dynamic Programming for Homology Search on Distributed Systems.
Proceedings of the Euro-Par 2006, Parallel Processing, 12th International Euro-Par Conference, Dresden, Germany, August 28, 2006

On-Chip Evolution Using a Soft Processor Core Applied to Image Recognition.
Proceedings of the First NASA/ESA Conference on Adaptive Hardware and Systems (AHS 2006), 2006

2005
Spatiotemporal Simulation of a Single Living Cell.
Proceedings of the 2005 IEEE International Conference on Field-Programmable Technology, 2005

Multidimensional Dynamic Programming for Homology Search.
Proceedings of the 2005 International Conference on Field Programmable Logic and Applications (FPL), 2005

2004
Three-Dimensional Dynamic Programming for Homology Search.
Proceedings of the Field Programmable Logic and Application, 2004

2002
High Speed Homology Search with FPGAs.
Proceedings of the 7th Pacific Symposium on Biocomputing, 2002

High Speed Homology Search Using Run-Time Reconfiguration.
Proceedings of the Field-Programmable Logic and Applications, 2002

2001
An Approach to Real-Time Visualization of PIV Method with FPGA.
Proceedings of the Field-Programmable Logic and Applications, 2001

2000
A Co-processor System with a Virtex FPGA for Evolutionary Computation.
Proceedings of the Field-Programmable Logic and Applications, 2000

1999
High Speed Hardware Computation of Co-evolution Models.
Proceedings of the Advances in Artificial Life, 5th European Conference, 1999


  Loading...