Rohit Lorenzo
Orcid: 0000-0003-2044-5798
According to our database1,
Rohit Lorenzo
authored at least 14 papers
between 2016 and 2025.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2025
J. Circuits Syst. Comput., January, 2025
Schmitt Trigger-Based Low Leakage and Half-Select Free Near-Threshold 10T SRAM Architecture.
J. Circuits Syst. Comput., 2025
2024
Integr., 2024
IEEE Access, 2024
2023
Wirel. Pers. Commun., March, 2023
Int. J. Circuit Theory Appl., January, 2023
IEEE Access, 2023
Proceedings of the IEEE Region 10 Conference, 2023
2022
Int. J. Circuit Theory Appl., 2022
2020
IET Comput. Digit. Tech., 2020
2019
Proceedings of the TENCON 2019, 2019
2017
A Novel SRAM Cell Design with a Body-Bias Controller Circuit for Low Leakage, High Speed and Improved Stability.
Wirel. Pers. Commun., 2017
Dynamic Threshold Sleep Transistor Technique for High Speed and Low Leakage in CMOS Circuits.
Circuits Syst. Signal Process., 2017
2016
J. Circuits Syst. Comput., 2016