S. S. S. P. Rao

Affiliations:
  • Indian Institute of Technology, Bombay, India


According to our database1, S. S. S. P. Rao authored at least 17 papers between 1980 and 2005.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2005
Multiple Fault Testing of Logic Resources of SRAM-Based FPGAs.
Proceedings of the 18th International Conference on VLSI Design (VLSI Design 2005), 2005

Power Reduction Technique Using Multi-vt Libraries.
Proceedings of the 5th IEEE International Workshop on System-on-Chip for Real-Time Applications (IWSOC 2005), 2005

2003
Performance Analysis of Parallel File System for I/O Load Balancing in Distributed Applications.
Proceedings of the International Conference on Parallel and Distributed Processing Techniques and Applications, 2003

Parallelization By Pattern Matching.
Proceedings of the International Conference on Parallel and Distributed Processing Techniques and Applications, 2003

Programming Process Control in Embedded Systems.
Proceedings of the International Conference on Embedded Systems and Applications, 2003

2002
Parallel File System on Networked Intel Workstation.
Proceedings of the International Conference on Parallel and Distributed Processing Techniques and Applications, 2002

1999
Priority Scheduling in Parallel I/O Systems.
Proceedings of the International Conference on Parallel and Distributed Processing Techniques and Applications, 1999

1997
FPGA Implementation of Median Filter.
Proceedings of the 10th International Conference on VLSI Design (VLSI Design 1997), 1997

1996
Impact of Delays in Parallel I/O System: An Empirical Study.
Proceedings of the 5th International Symposium on High Performance Distributed Computing (HPDC '96), 1996

1992
PLX: A proposal to implement a general broadcasting facility in a distributed environment running X windows.
Comput. Graph., 1992

1991
An Over-the-Cell Channel Router.
Proceedings of the VLSI 91, 1991

1989
Interface Optimization: An Algorithm for the Detection of Data Path Redundancy and Reconfigurability Towards Obtaining Minimal Bus Interfaces.
IEEE Trans. Computers, 1989

1987
Modular approach to colour graphics system design: hardware aspects.
Microprocess. Microsystems, 1987

GKS implementation: A case study.
Comput. Graph., 1987

1982
Performance monitoring of the EC - 1030 system by a microprocessor - based monitor.
Microprocess. Microsystems, 1982

Microprogrammable peripheral controller.
Microprocess. Microsystems, 1982

1980
A microprocessor based tea dryer controller.
Proceedings of the 3rd ACM SIGSMALL symposium and the first SIGPC symposium on Small systems, 1980


  Loading...