Santhi Natarajan
Orcid: 0000-0003-2444-5162
According to our database1,
Santhi Natarajan authored at least 13 papers
between 2014 and 2026.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2026
Accelerated IDP and EnMod-DP Hybrid Models for Robust Evacuation Navigation in Cyber-Physical Human Environments: *Benchmarking Serial vs. Parallel Architectures on Heterogeneous Grids.
Proceedings of the 39th International Conference on VLSI Design & 25th International Conference on Embedded Systems, 2026
2025
Spectral Entropic Radiomics Feature Extraction (SERFE): an adaptive approach for glioblastoma disease classification.
Frontiers Artif. Intell., 2025
Proceedings of the IEEE International Conference on Quantum Computing and Engineering, 2025
EnMod-DP: An Adaptive Framework and Benchmark for Dynamic Evacuation Pathfinding in Cyber-Physical Systems.
Proceedings of the Intelligent Human Computer Interaction - 17th International Conference, 2025
2024
Scalable Comput. Pract. Exp., February, 2024
2023
Optimizing Semantic Segmentation for Enhanced Football Analytics: A Pixel-level Approach.
Proceedings of the International Conference on Machine Learning and Data Engineering, 2023
2021
SparseMAX: Accelerating Quantum Neural Networks on GPU Clusters Using Sparse-Matrix Kernels.
Proceedings of the Embedded Computer Systems: Architectures, Modeling, and Simulation, 2021
Proceedings of the 20th IEEE International Conference on Machine Learning and Applications, 2021
2020
Towards Accelerated Genome Informatics on Parallel HPC Platforms: The ReneGENE-GI Perspective.
J. Signal Process. Syst., 2020
2018
Proceedings of the Applied Reconfigurable Computing. Architectures, Tools, and Applications, 2018
ReneGENE-Novo: Co-designed Algorithm-Architecture for Accelerated Preprocessing and Assembly of Genomic Short Reads.
Proceedings of the Applied Reconfigurable Computing. Architectures, Tools, and Applications, 2018
2016
Proceedings of the International Conference on Embedded Computer Systems: Architectures, 2016
2014
A framework for post-silicon realization of arbitrary instruction extensions on reconfigurable data-paths.
J. Syst. Archit., 2014