Sotir Ouzounov

Orcid: 0000-0003-1961-2317

Affiliations:
  • Philips Research, Eindhoven, The Netherlands


According to our database1, Sotir Ouzounov authored at least 25 papers between 2004 and 2023.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2023
Automatic Optimization of Multichannel Electrode Configurations for Robust Fetal Heart Rate Detection by Blind Source Separation.
IEEE Trans. Biomed. Eng., April, 2023

Comparison and Integration of Voltage and Charge Amplifiers for Capacitive ECG Measurements.
IEEE Trans. Biomed. Eng., February, 2023

2022
Preamplifier Design Strategies for Capacitive Sensing of Electrophysiological Signals.
Proceedings of the 29th IEEE International Conference on Electronics, Circuits and Systems, 2022

2021
An RX AFE With Programmable BP Filter and Digitization for Ultrasound Harmonic Imaging.
IEEE Trans. Biomed. Circuits Syst., 2021

Dedicated Algorithm for Unobtrusive Fetal Heart Rate Monitoring Using Multiple Dry Electrodes.
Sensors, 2021

The Impact of the AFE BPF in Ultrasound Harmonic Imaging: An In-Vitro Phantom Study.
Proceedings of the IEEE Biomedical Circuits and Systems Conference, BioCAS 2021, 2021

2020
Simulator of a Full Fetal Electrocardiogram Measurement Chain by Multichannel Capacitive Sensing.
IEEE Trans. Instrum. Meas., 2020

2019
Motion-Artifact Reduction in Capacitive Heart-Rate Measurements by Adaptive Filtering.
IEEE Trans. Instrum. Meas., 2019

2018
Adaptive motion-artifact reduction in capacitive ECG measurements by using the power-line interference.
Proceedings of the 2018 IEEE International Symposium on Medical Measurements and Applications, 2018

2016
Higher-order DWA in bandpass delta-sigma modulators and its implementation.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2016

2015
A Background Calibration Technique Based on Limit Cycles for Reconfigurable Sigma Delta Modulators.
IEEE J. Emerg. Sel. Topics Circuits Syst., 2015

Automatic filter calibration for bandpass delta-sigma modulators.
Proceedings of the IEEE 58th International Midwest Symposium on Circuits and Systems, 2015

Bitstream switching rate based calibration of delta-sigma modulators.
Proceedings of the 2015 IEEE International Symposium on Circuits and Systems, 2015

A femto-ampere sensitive direct-interface current-input sigma delta ADC for amperometric bio-sensor signal acquisition.
Proceedings of the IEEE Biomedical Circuits and Systems Conference, 2015

2014
Limit cycle counting based smart background calibration of continuous time sigma delta ADCs.
Proceedings of the IEEE International Symposium on Circuits and Systemss, 2014

2013
Sigma delta feedback DAC architectures for high accuracy and extremely low charge transfer.
Proceedings of the 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013), 2013

2010
On the characterization of limit cycle modes in oversampled data converters.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2010), May 30, 2010

2009
A 2.75mW wideband correlation-based transceiver for body-coupled communication.
Proceedings of the IEEE International Solid-State Circuits Conference, 2009

2007
Design of MOS transconductors with low noise and low harmonic distortion for minimum current consumption.
Integr., 2007

A 1.2V 121-Mode CT ΔΣ Modulator for Wireless Receivers in 90nm CMOS.
Proceedings of the 2007 IEEE International Solid-State Circuits Conference, 2007

2006
Sigma-delta modulators operating at a limit cycle.
IEEE Trans. Circuits Syst. II Express Briefs, 2006

Analysis and design of high-performance asynchronous sigma-delta Modulators with a binary quantizer.
IEEE J. Solid State Circuits, 2006

2005
A CMOS V-I converter with 75-dB SFDR and 360-μW power consumption.
IEEE J. Solid State Circuits, 2005

2004
CMOS V-I converter with 75dB SFDR and 360μW power consumption.
Proceedings of the 33rd European Solid-State Circuits Conference, 2004

Design of high-performance asynchronous sigma delta modulators with a binary quantizer with hysteresis.
Proceedings of the IEEE 2004 Custom Integrated Circuits Conference, 2004


  Loading...