Surendra Bommu

According to our database1, Surendra Bommu authored at least 9 papers between 1997 and 2011.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2011
Low Coverage Analysis using dynamic un-testability debug in ATPG.
Proceedings of the 29th IEEE VLSI Test Symposium, 2011

2008
CONCAT: CONflict Driven Learning in ATPG for Industrial designs.
Proceedings of the 2008 IEEE International Test Conference, 2008

2000
Retiming-based factorization for sequential logic optimization.
ACM Trans. Design Autom. Electr. Syst., 2000

A Practical Vector Restoration Technique for Large Sequential Circuits.
J. Electron. Test., 2000

Resource-Constrained Compaction of Sequential Circuit Test Sets.
Proceedings of the 13th International Conference on VLSI Design (VLSI Design 2000), 2000

1998
Static test sequence compaction based on segment reordering and accelerated vector restoration.
Proceedings of the Proceedings IEEE International Test Conference 1998, 1998

Static compaction using overlapped restoration and segment pruning.
Proceedings of the 1998 IEEE/ACM International Conference on Computer-Aided Design, 1998

Vector Restoration Using Accelerated Validation and Refinement.
Proceedings of the 7th Asian Test Symposium (ATS '98), 2-4 December 1998, Singapore, 1998

1997
Performance analysis of a system of communicating processes.
Proceedings of the 1997 IEEE/ACM International Conference on Computer-Aided Design, 1997


  Loading...