Tao-Chun Yu

According to our database1, Tao-Chun Yu authored at least 12 papers between 2018 and 2021.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2021
Pin Accessibility Prediction and Optimization With Deep-Learning-Based Pin Pattern Recognition.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2021

2021 ICCAD CAD Contest Problem B: Routing with Cell Movement Advanced: Invited Paper.
Proceedings of the IEEE/ACM International Conference On Computer Aided Design, 2021

Machine Learning-based Structural Pre-route Insertability Prediction and Improvement with Guided Backpropagation.
Proceedings of the ASPDAC '21: 26th Asia and South Pacific Design Automation Conference, 2021

2020
Obstacle-Avoiding Length-Matching Bus Routing Considering Nonuniform Track Resources.
IEEE Trans. Very Large Scale Integr. Syst., 2020

Via Pillar-aware Detailed Placement.
Proceedings of the ISPD 2020: International Symposium on Physical Design, Taipei, Taiwan, March 29, 2020

Lookahead Placement Optimization with Cell Library-based Pin Accessibility Prediction via Active Learning.
Proceedings of the ISPD 2020: International Symposium on Physical Design, Taipei, Taiwan, March 29, 2020

Meshed Stack Via Design Considering Complicated Design Rules with Automatic Constraint Generation.
Proceedings of the IEEE/ACM International Conference On Computer Aided Design, 2020

ICCAD-2020 CAD contest in Routing with Cell Movement : Invited Talk.
Proceedings of the IEEE/ACM International Conference On Computer Aided Design, 2020

2019
Flip-Chip Routing With I/O Planning Considering Practical Pad Assignment Constraints.
IEEE Trans. Very Large Scale Integr. Syst., 2019

Routability-Driven Macro Placement with Embedded CNN-Based Prediction Model.
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2019

2018
Device Array Layout Synthesis With Nonlinear Gradient Compensation for a High-Accuracy Current-Steering DAC.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2018

Flip-chip routing with IO planning considering practical pad assignment constraints.
Proceedings of the 23rd Asia and South Pacific Design Automation Conference, 2018


  Loading...