V. S. Kanchana Bhaaskaran
According to our database^{1},
V. S. Kanchana Bhaaskaran
authored at least 24 papers
between 2006 and 2020.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis OtherLinks
Online presence:

on orcid.org
On csauthors.net:
Bibliography
2020
Analysis of FinFETBased Adiabatic Circuits for the Design of Arithmetic Structures.
J. Circuits Syst. Comput., 2020
Proceedings of the 2020 IEEE Computer Society Annual Symposium on VLSI, 2020
2019
Design of FinFETbased Energy Efficient PassTransistor Adiabatic Logic for ultralow power applications.
Microelectron. J., 2019
Hardware footprints of Sbox in lightweight symmetric block ciphers for IoT and CPS information security systems.
Integr., 2019
Charge balancing symmetric preresolve adiabatic logic against power analysis attacks.
IET Inf. Secur., 2019
Design impacts of delay invariant highspeed clock delayed dual keeper domino circuit.
IET Circuits Devices Syst., 2019
2018
Design and Analysis of Clocked CMOS Differential Adiabatic Logic (CCDAL) for Low Power.
J. Low Power Electron., 2018
Design of Low Power VLSI Circuits Using Two Phase Adiabatic Dynamic Logic (2PADL).
J. Circuits Syst. Comput., 2018
Inf., 2018
Proceedings of the 31st International Conference on VLSI Design and 17th International Conference on Embedded Systems, 2018
Proceedings of the IEEE International Symposium on Smart Electronic Systems, 2018
2017
J. Circuits Syst. Comput., 2017
LowPower HighAccuracy FixedWidth Radix8 Booth Multiplier Using Probabilistic Estimation Technique.
J. Circuits Syst. Comput., 2017
2016
J. Circuits Syst. Comput., 2016
Selfgated resonantclocked flipflop optimised for power efficiency and signal integrity.
IET Circuits Devices Syst., 2016
2015
Proceedings of the 2015 International Conference on Advances in Computing, 2015
Proceedings of the Eighth International Conference on Contemporary Computing, 2015
2014
Proceedings of the 2014 International Conference on Advances in Computing, 2014
Proceedings of the 2014 International Conference on Advances in Computing, 2014
Design and analysis of program counter using finite state machine and incrementer based logic.
Proceedings of the 2014 International Conference on Advances in Computing, 2014
2012
J. Circuits Syst. Comput., 2012
2010
J. Circuits Syst. Comput., 2010
2008
J. Low Power Electron., 2008
2006
Proceedings of the 19th International Conference on VLSI Design (VLSI Design 2006), 2006