Venkatesan Muthukumar

Orcid: 0000-0001-5357-5500

According to our database1, Venkatesan Muthukumar authored at least 37 papers between 1998 and 2023.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2023
Optimizing Heterogeneity in IoT Infra Using Federated Learning and Blockchain-based Security Strategies.
Int. J. Comput. Commun. Control, October, 2023

2022
Detection of Pits in Olive Using Hyperspectral Imaging Data.
IEEE Access, 2022

Engaging Girls in Learning Engineering through Building Ubiquitous Intelligent Systems.
Proceedings of the IEEE International Conference on Teaching, 2022

2021
Hyperspectral Methods in Microscopy Image Analysis: A Survey.
Proceedings of the 18th International Conference on Signal Processing and Multimedia Applications, 2021

2020
Robust finite-time sliding mode control of twin rotor MIMO system.
Int. J. Model. Identif. Control., 2020

Improving the Performance of a NoC-based CNN Accelerator with Gather Support.
Proceedings of the 33rd IEEE International System-on-Chip Conference, 2020

Complex Food Recognition using Hyper-Spectral Imagery.
Proceedings of the 10th Annual Computing and Communication Workshop and Conference, 2020

2017
A Trajectory Based Method of Automatic Counting of Cyclist in Traffic Video Data.
Int. J. Artif. Intell. Tools, 2017

2015
Bicycle Detection Using HOG, HSC and MLBP.
Proceedings of the Advances in Visual Computing - 11th International Symposium, 2015

A Deep Belief Network for Classifying Remotely-Sensed Hyperspectral Data.
Proceedings of the Advances in Visual Computing - 11th International Symposium, 2015

2014
A CUDA Based Implementation of Locally-and Feature-Adaptive Diffusion Based Image Denoising Algorithm.
Proceedings of the 11th International Conference on Information Technology: New Generations, 2014

2013
Framework for Simulation of Heterogeneous MpSoC for Design Space Exploration.
VLSI Design, 2013

Energy Aware Scheduling of Aperiodic Real-Time Tasks on Multiprocessor Systems.
J. Comput. Sci. Eng., 2013

2012
Loopback Virtual Channel Router Architecture for Network on Chip.
Proceedings of the Ninth International Conference on Information Technology: New Generations, 2012

2011
A unified design space simulation environment for network-on-chip: fuse-N.
Int. J. High Perform. Syst. Archit., 2011

Efficient Scheduling Algorithms for MpSoC Systems.
Proceedings of the Eighth International Conference on Information Technology: New Generations, 2011

2009
Traffic Aware Scheduling Algorithm for Network on Chip.
Proceedings of the Sixth International Conference on Information Technology: New Generations, 2009

Fuse-N: Framework for Unified Simulation Environment for Network-on-Chip.
Proceedings of the Sixth International Conference on Information Technology: New Generations, 2009

Framework for Simulation of Fault Tolerant Heterogeneous MPSOC.
Proceedings of the 2009 International Conference on Embedded Systems & Applications, 2009

2008
Editorial.
J. Syst. Archit., 2008

Maximizing Resource Utilization by Slicing of Superscalar Architecture.
Proceedings of the 11th Euromicro Conference on Digital System Design: Architectures, 2008

2007
An efficient variable partitioning approach for functional decomposition of circuits.
J. Syst. Archit., 2007

Cell-based Distributed Addressing Technique Using Clustered Backbone Approach.
Proceedings of the Fourth International Conference on Information Technology: New Generations (ITNG 2007), 2007

2005
Multiple voltage and frequency scheduling for power minimization.
J. Syst. Archit., 2005

Construction of Power-Aware Diameter-Reduced Broadcast Trees.
Proceedings of the International Symposium on Information Technology: Coding and Computing (ITCC 2005), 2005

HAUNT-24: 24-bit Hierarchical, Application-Confined Unique Naming Technique.
Proceedings of the Fifth International Conference on Intelligent Systems Design and Applications (ISDA 2005), 2005

2004
An Efficient Reconfigurable Architecture and Implementation of Edge Detection Algorithm using Handle-C.
Proceedings of the International Conference on Information Technology: Coding and Computing (ITCC'04), 2004

Image Processing Algorithms on Reconfigurable Architecture using HandelC.
Proceedings of the 2004 Euromicro Symposium on Digital Systems Design (DSD 2004), Architectures, Methods and Tools, 31 August, 2004

Hybrid Greedy/Face Routing for Ad-Hoc Sensor Network.
Proceedings of the 2004 Euromicro Symposium on Digital Systems Design (DSD 2004), Architectures, Methods and Tools, 31 August, 2004

2003
Comparison of Heuristic Algorithms for Variable Partitioning in Circuit Implementation.
Proceedings of the 16th International Conference on VLSI Design (VLSI Design 2003), 2003

Alternate Path Routing Algorithm for Traffic Engineering in the Internet.
Proceedings of the 2003 International Symposium on Information Technology (ITCC 2003), 2003

Multiple Voltage and Frequency Scheduling for Power Minimization.
Proceedings of the 2003 Euromicro Symposium on Digital Systems Design (DSD 2003), 2003

2001
A variable partition approach for disjoint decomposition.
Proceedings of the 2001 International Symposium on Circuits and Systems, 2001

An Improved Input-Output Encoding Approach for Functional Decomposition.
Proceedings of the Euromicro Symposium on Digital Systems Design 2001 (Euro-DSD 2001), 2001

2000
An Input-Output Encoding Approach for Serial Decomposition.
Proceedings of the 13th Annual Symposium on Integrated Circuits and Systems Design, 2000

An Improved Column Compatibility Approach for Partition Based Functional Decomposition.
Proceedings of the 26th EUROMICRO 2000 Conference, 2000

1998
A Reconfiguarable Printed Character Recognition System Using a Logic Synthesis Tool.
Proceedings of the 24th EUROMICRO '98 Conference, 1998


  Loading...