Wanru Mao
Orcid: 0009-0005-5530-003X
According to our database1,
Wanru Mao authored at least 3 papers
between 2024 and 2026.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2026
HyIMC: A 16 TOPS/W Hybrid Analog-Digital In-Memory Computing SoC With Model Compression and Recurrent Optimization for Deep Learning-Based Speech Enhancement.
IEEE J. Emerg. Sel. Topics Circuits Syst., June, 2026
2025
HyIMC: Analog-Digital Hybrid In-Memory Computing SoC for High-Quality Low-Latency Speech Enhancement.
Proceedings of the Design, Automation & Test in Europe Conference, 2025
2024
An End-to-End In-Memory Computing System Based on a 40-nm eFlash-Based IMC SoC: Circuits, Toolchains, and Systems Co-Design Framework.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., June, 2024