Weize Yu

Orcid: 0000-0002-8720-3083

According to our database1, Weize Yu authored at least 32 papers between 2015 and 2023.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2023
A high-speed and low-latency hardware implementation of RC4 cryptographic algorithm.
Int. J. Circuit Theory Appl., December, 2023

A novel on-chip linear and switching mixed regulation against power analysis attacks.
Integr., November, 2023

A machine learning low-dropout regulator-assisted differential power analysis attack countermeasure with voltage scaling.
Int. J. Circuit Theory Appl., July, 2023

Neural Network-Based Entropy: A New Metric for Evaluating Side-Channel Attacks.
J. Circuits Syst. Comput., February, 2023

A sequential strong PUF architecture based on reconfigurable neural networks (RNNs) against state-of-the-art modeling attacks.
Integr., 2023

A novel hardware authentication primitive against modeling attacks.
Int. J. Circuit Theory Appl., 2023

A low output ripple and high security on-chip voltage regulation based on Fourier transform.
Int. J. Circuit Theory Appl., 2023

2022
Convex optimization of random dynamic voltage and frequency scaling against power attacks.
Integr., 2022

2021
An efficient methodology for hardware Trojan detection based on canonical correlation analysis.
Microelectron. J., 2021

Breaking LPA-resistant cryptographic circuits with principal component analysis.
Integr., 2021

Combining Thermal Maps With Inception Neural Networks for Hardware Trojan Detection.
IEEE Embed. Syst. Lett., 2021

2020
Optimization of Combined Power and Modeling Attacks on VR PUFs With Lagrange Multipliers.
IEEE Trans. Circuits Syst., 2020

Post-Click Behaviors Enhanced Recommendation System.
Proceedings of the 21st International Conference on Information Reuse and Integration for Data Science, 2020

2019
Hardware Trojan attacks on voltage scaling-based side-channel attack countermeasure.
IET Circuits Devices Syst., 2019

Leveraging Balanced Logic Gates as Strong PUFs for Securing IoT Against Malicious Attacks.
J. Electron. Test., 2019

A Novel PUF Architecture Against Non-Invasive Attacks.
Proceedings of the 21st ACM/IEEE International Workshop on System Level Interconnect Prediction, 2019

Malicious Attacks on Physical Unclonable Function Sensors of Internet of Things.
Proceedings of the 28th IEEE North Atlantic Test Workshop, 2019

Convolutional Neural Networks (CNNs)-Assisted Voltage Regulation: A New Power Delivery Scheme.
Proceedings of the 28th IEEE North Atlantic Test Workshop, 2019

2018
Exploiting Voltage Regulators to Enhance Various Power Attack Countermeasures.
IEEE Trans. Emerg. Top. Comput., 2018

Exploiting Multi-Phase On-Chip Voltage Regulators as Strong PUF Primitives for Securing IoT.
J. Electron. Test., 2018

PUF-AES-PUF: a novel PUF architecture against non-invasive attacks.
CoRR, 2018

Leakage Power Analysis (LPA) Attack in Breakdown Mode and Countermeasure.
Proceedings of the 31st IEEE International System-on-Chip Conference, 2018

2017
Security-Adaptive Voltage Conversion as a Lightweight Countermeasure Against LPA Attacks.
IEEE Trans. Very Large Scale Integr. Syst., 2017

A Lightweight Masked AES Implementation for Securing IoT Against CPA Attacks.
IEEE Trans. Circuits Syst. I Regul. Pap., 2017

False Key-Controlled Aggressive Voltage Scaling: A Countermeasure Against LPA Attacks.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2017

Implications of noise insertion mechanisms of different countermeasures against side-channel attacks.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2017

A Lightweight AES Implementation Against Bivariate First-Order DPA Attacks.
Proceedings of the Hardware and Architectural Support for Security and Privacy, 2017

ThermoGater: Thermally-Aware On-Chip Voltage Regulation.
Proceedings of the 44th Annual International Symposium on Computer Architecture, 2017

2016
A Voltage Regulator-Assisted Lightweight AES Implementation Against DPA Attacks.
IEEE Trans. Circuits Syst. I Regul. Pap., 2016

Charge-Withheld Converter-Reshuffling: A Countermeasure Against Power Analysis Attacks.
IEEE Trans. Circuits Syst. II Express Briefs, 2016

2015
Time-Delayed Converter-Reshuffling: An Efficient and Secure Power Delivery Architecture.
IEEE Embed. Syst. Lett., 2015

Leveraging on-chip voltage regulators as a countermeasure against side-channel attacks.
Proceedings of the 52nd Annual Design Automation Conference, 2015


  Loading...