Xi Li

Orcid: 0000-0003-0147-1368

Affiliations:
  • Chinese Academy of Sciences, State Key Laboratory of Functional Materials for Informatics, Shanghai Institute of Microsystem and Information Technology, Shanghai, China


According to our database1, Xi Li authored at least 17 papers between 2014 and 2023.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2023
In-memory computing based on phase change memory for high energy efficiency.
Sci. China Inf. Sci., October, 2023

2022
Post-silicon nano-electronic device and its application in brain-inspired chips.
Frontiers Neurorobotics, September, 2022

Silicon Modeling of Spiking Neurons With Diverse Dynamic Behaviors.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2022

A Fast-Transient-Response NMOS LDO with Wide Load-Capacitance Range for Cross-Point Memory.
Sensors, 2022

2021
An Ultra-Low Quiescent Current Resistor-Less Power on Reset Circuit.
IEEE Trans. Circuits Syst. II Express Briefs, 2021

2020
BIST-Based Fault Diagnosis for PCM With Enhanced Test Scheme and Fault-Free Region Finding Algorithm.
IEEE Trans. Very Large Scale Integr. Syst., 2020

A self-start circuit with asymmetric inductors reconfigurable technology for dual-output boost converter for energy harvesting.
IEICE Electron. Express, 2020

2018
A Changing-Reference Parasitic-Matching Sensing Circuit for 3-D Vertical RRAM.
IEEE Trans. Very Large Scale Integr. Syst., 2018

A Single-Reference Parasitic-Matching Sensing Circuit for 3-D Cross Point PCM.
IEEE Trans. Circuits Syst. II Express Briefs, 2018

2017
Enhanced 3 × VDD-tolerant ESD clamp circuit with stacked configuration.
IEICE Electron. Express, 2017

A novel high performance 3×VDD-tolerant ESD detection circuit in advanced CMOS process.
IEICE Electron. Express, 2017

Enhanced read performance for phase change memory using a reference column.
IEICE Electron. Express, 2017

2015
Methods to speed up read operation in a 64 Mbit phase change memory chip.
IEICE Electron. Express, 2015

A smart primary side current sensing strategy for single stage isolated PFC controller.
IEICE Electron. Express, 2015

2014
A smart method of optimizing the read/write current on PCM array.
IEICE Electron. Express, 2014

A novel auxiliary-free zero inductor current detection scheme for step down non-isolated LED driver.
IEICE Electron. Express, 2014

Optimization of periphery circuits in a 1K-bit PCRAM chip for highly reliable write and read operations.
IEICE Electron. Express, 2014


  Loading...