Xingjun Wu

According to our database1, Xingjun Wu authored at least 12 papers between 2003 and 2022.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2022
Elderly Nursing Monitoring System Based on DSP.
Proceedings of the 4th International Conference on Artificial Intelligence and Advanced Manufacturing, 2022

2021
Attention-based Efficient Lightweight Model for Accurate Real-Time Face Verification on Embedded Device.
Proceedings of the 6th IEEE International Conference on Computer and Communication Systems, 2021

2019
Hardware Implementation of Convolutional Neural Network for Face Feature Extraction.
Proceedings of the 13th IEEE International Conference on ASIC, 2019

2018
Differential Power Attack on SM4 Block Cipher.
Proceedings of the 17th IEEE International Conference On Trust, 2018

2017
Implementation of efficient method of RSA key-pair generation algorithm.
Proceedings of the IEEE International Symposium on Consumer Electronics, 2017

2016
Efficient Hardware Implementation of Roadrunner for Lightweight Application.
Proceedings of the 2016 IEEE Trustcom/BigDataSE/ISPA, 2016

A Very Compact Masked S-Box for High-Performance Implementation of SM4 Based on Composite Field.
Proceedings of the Security and Privacy in Communication Networks, 2016

High-Speed Polynomial Multiplier Architecture for Ring-LWE Based Public Key Cryptosystems.
Proceedings of the 26th edition on Great Lakes Symposium on VLSI, 2016

A Novel Method of Correlation Power Analysis on SM4 Hardware Implementation.
Proceedings of the 12th International Conference on Computational Intelligence and Security, 2016

2015
A Template Attack-Resistant Masking Scheme for RC4 Based on FPGA.
Proceedings of the 11th International Conference on Computational Intelligence and Security, 2015

2008
A low-power RF front-end of passive UHF RFID transponders.
Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems, 2008

2003
A Fully-Pipeline Linear Systolic Architecture for Modular Multiplier in Public-Key Crypto-Systems.
J. VLSI Signal Process., 2003


  Loading...