Xitian Fan

Orcid: 0000-0001-8698-6584

Affiliations:
  • Fudan University, Shanghai, China


According to our database1, Xitian Fan authored at least 16 papers between 2013 and 2026.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book  In proceedings  Article  PhD thesis  Dataset  Other 

Links

Online presence:

On csauthors.net:

Bibliography

2026
An Agile Deployment System for Password Recovery on FPGA.
IEEE Trans. Computers, May, 2026

2025
AHCA: Agile Design Framework for Hashcat Acceleration Based on FPGA.
ACM Trans. Reconfigurable Technol. Syst., December, 2025

FPGA-Based Large-Scale Sorting with Optimized Bandwidth Utilization.
ACM Trans. Reconfigurable Technol. Syst., June, 2025

PTME: A Regular Expression Matching Engine Based on Speculation and Enumerative Computation on FPGA.
ACM Trans. Reconfigurable Technol. Syst., 2025

Agile Design Flow for Cryptographic Hardware Accelerators.
Proceedings of the 43rd IEEE International Conference on Computer Design, 2025

2023
Unified Accelerator for Attention and Convolution in Inference Based on FPGA.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2023

2022
Acceleration of Rotated Object Detection on FPGA.
IEEE Trans. Circuits Syst. II Express Briefs, 2022

2021
SWM: A High-Performance Sparse-Winograd Matrix Multiplication CNN Accelerator.
IEEE Trans. Very Large Scale Integr. Syst., 2021

MRI-based brain tumor segmentation using FPGA-accelerated neural network.
BMC Bioinform., 2021

LETA: A lightweight exchangeable-track accelerator for efficientnet based on FPGA.
Proceedings of the International Conference on Field-Programmable Technology, 2021

2018
Stream Processing Dual-Track CGRA for Object Inference.
IEEE Trans. Very Large Scale Integr. Syst., 2018

High Throughput CNN Accelerator Design Based on FPGA.
Proceedings of the International Conference on Field-Programmable Technology, 2018

2016
A high performance FPGA-based accelerator for large-scale convolutional neural networks.
Proceedings of the 26th International Conference on Field Programmable Logic and Applications, 2016

DT-CGRA: Dual-track coarse-grained reconfigurable architecture for stream applications.
Proceedings of the 26th International Conference on Field Programmable Logic and Applications, 2016

2013
A hardware implementation of Bag of Words and Simhash for image recognition.
Proceedings of the 2013 International Conference on Field-Programmable Technology, 2013

Implementation of high performance hardware architecture of OpenSURF algorithm on FPGA.
Proceedings of the 2013 International Conference on Field-Programmable Technology, 2013


  Loading...