Yushi Zhou

Orcid: 0000-0002-2019-1436

According to our database1, Yushi Zhou authored at least 30 papers between 2011 and 2023.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2023
Bi-Directional Gated Ring Oscillator Time Integrator.
IEEE Trans. Circuits Syst. I Regul. Pap., September, 2023

Time-Interpolated Vernier Digital-to-Time Converter with Applications in Time-Mode SAR TDC.
Proceedings of the 21st IEEE Interregional NEWCAS Conference, 2023

A Cyclic Vernier Digital-to-Time Converter for Time-Mode Successive Approximation TDC.
Proceedings of the 66th IEEE International Midwest Symposium on Circuits and Systems, 2023

A High-Speed Capacitor Less LDO with Multi-Loop Fast Feedback and Bandwidth Enhancement Control.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2023

2022
Improved Metastability of True Single-Phase Clock D-Flipflops With Applications in Vernier Time-to-Digital Converters.
IEEE Trans. Circuits Syst. I Regul. Pap., 2022

Gated Vernier delay line time integrator with applications in ΔΣ time-to-digital converter.
Microelectron. J., 2022

All-Digital Bi-Directional Gated Ring Oscillator Time Integrator for Mixed-Mode Signal Processing.
Proceedings of the 20th IEEE Interregional NEWCAS Conference, 2022

Bi-Directional Gated Ring Oscillator Time Integrator for Time-Based Mixed-Signal Processing.
Proceedings of the 65th IEEE International Midwest Symposium on Circuits and Systems, 2022

Design of High-Bandwidth, High-DC Gain Single-Stage Amplifier for High-Speed ADCs.
Proceedings of the IEEE Canadian Conference on Electrical and Computer Engineering, 2022

2021
All-digital successive approximation TDC in time-mode signal processing.
Microelectron. J., 2021

Low-power multi-band injection-locked wireless receiver in 0.13 μm CMOS.
IET Circuits Devices Syst., 2021

An 8-bit digital-to-time converter with pre-skewing and time interpolation.
IET Circuits Devices Syst., 2021

Gated Vernier Delay Line Time Integrator for Time-Mode Signal Processing.
Proceedings of the 64th IEEE International Midwest Symposium on Circuits and Systems, 2021

Successive Approximation Register TDC in Time-Mode Signal Processing.
Proceedings of the 64th IEEE International Midwest Symposium on Circuits and Systems, 2021

2020
All-Digital Time Integrator Using Bi-Directional Gated Vernier Delay Line.
Proceedings of the 63rd IEEE International Midwest Symposium on Circuits and Systems, 2020

Area/Power-Efficient True-Single-Phase-Clock D-Flipflops with Improved Metastability.
Proceedings of the 63rd IEEE International Midwest Symposium on Circuits and Systems, 2020

2019
Quasi Class-DE Driving of HIFU Transducer Arrays.
IEEE Trans. Biomed. Circuits Syst., 2019

A 500-MS/s 8.4-ps Double-Edge Successive Approximation TDC in 65 nm CMOS.
Proceedings of the 62nd IEEE International Midwest Symposium on Circuits and Systems, 2019

35 μW Linearized LNA for WSN Applications.
Proceedings of the 62nd IEEE International Midwest Symposium on Circuits and Systems, 2019

2018
Suboptimal Class DE Operation for Ultrasound Transducer Arrays.
Proceedings of the 16th IEEE International New Circuits and Systems Conference, 2018

A Comparative Study Of Injection Locked Frequency Divider Using Harmonic Mixer In Weak And Strong Inversion.
Proceedings of the IEEE 61st International Midwest Symposium on Circuits and Systems, 2018

2017
Adaptive 4PAM decision feedback equalizer with reduced number of slicers.
Proceedings of the IEEE 60th International Midwest Symposium on Circuits and Systems, 2017

A spatial calibration method for satellite-derived precipitation estimates over China.
Proceedings of the 25th International Conference on Geoinformatics, 2017

2015
A Quadrature Charge-Domain Sampling Mixer With Embedded FIR, IIR, and N-Path Filters.
IEEE Trans. Circuits Syst. I Regul. Pap., 2015

Study of injection-locked non-harmonic oscillators using Volterra series.
IET Circuits Devices Syst., 2015

2013
Frequency-Domain Study of Lock Range of Non-Harmonic Oscillators With Multiple Multi-Tone Injections.
IEEE Trans. Circuits Syst. I Regul. Pap., 2013

Low-power programmable charge-domain sampler with embedded N-path bandpass filter for software-defined radio.
Proceedings of the 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013), 2013

2012
A Phasor-Domain Study of Lock Range of Harmonic Oscillators With Multiple Injections.
IEEE Trans. Circuits Syst. II Express Briefs, 2012

A frequency-domain study of lock range of harmonic oscillators with multiple injections.
Proceedings of the 10th IEEE International NEWCAS Conference, 2012

2011
A Study of the Lock Range of Injection-Locked CMOS Active-Inductor Oscillators Using a Linear Control System Approach.
IEEE Trans. Circuits Syst. II Express Briefs, 2011


  Loading...