Zine-Eddine Abid

Affiliations:
  • University of Western Ontario, Canada


According to our database1, Zine-Eddine Abid authored at least 14 papers between 2004 and 2016.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2016
Modified Operand Decomposition Multiplication for High Performance Parallel Multipliers.
J. Circuits Syst. Comput., 2016

Controlling and signal processing core for wireless implantable telemetry system.
Proceedings of the 2016 IEEE International Conference on Electronics, Circuits and Systems, 2016

2011
3D Integration of CMOL Structures for FPGA Applications.
IEEE Trans. Computers, 2011

2010
Area efficient-high throughput sub-pipelined design of the AES in CMOS 180nm.
Proceedings of the 5th International Design and Test Workshop, 2010

2008
Low power multipliers based on new hybrid full adders.
Microelectron. J., 2008

Countermeasures for Hardware Fault Attack in Multi-Prime RSA Cryptosystems.
Int. J. Netw. Secur., 2008

New designs of Redundant-Binary full Adders and its applications.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2008), 2008

A Key Management Scheme for Cluster Based Wireless Sensor Networks.
Proceedings of the 2008 IEEE/IPIP International Conference on Embedded and Ubiquitous Computing (EUC 2008), 2008

2006
Defect Tolerant Voter Designs Based on Transistor Redundancy.
J. Low Power Electron., 2006

A New Transistor-Redundant Voter for Defect-Tolerant Digital Circuits.
Proceedings of the Canadian Conference on Electrical and Computer Engineering, 2006

Area and Power Efficient Array and Tree Multipliers.
Proceedings of the Canadian Conference on Electrical and Computer Engineering, 2006

2005
Efficient multi-prime RSA immune against hardware fault attack.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2005), 2005

Two-prime RSA immune cryptosystem and its FPGA implementation.
Proceedings of the 15th ACM Great Lakes Symposium on VLSI 2005, 2005

2004
An Immune CRT-Based Three-prime RSA cryptosystem.
Proceedings of the 4th IEEE International Workshop on Source Code Analysis and Manipulation (SCAM 2004), 2004


  Loading...