Athanasios Tziouvaras

Orcid: 0000-0003-0730-0076

Affiliations:
  • University of Thessaly, Volos, Greece


According to our database1, Athanasios Tziouvaras authored at least 15 papers between 2013 and 2022.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2022
Low-power Near-data Instruction Execution Leveraging Opcode-based Timing Analysis.
ACM Trans. Archit. Code Optim., 2022

Design Space Exploration of a Sparse MobileNetV2 Using High-Level Synthesis and Sparse Matrix Techniques on FPGAs.
Sensors, 2022

Federated Learning Protocols for IoT Edge Computing.
IEEE Internet Things J., 2022

QoE-Aware Edge Computing Through Service Function Chaining.
IEEE Internet Comput., 2022

Near Data Processing Performance Improvement Prediction via Metric-Based Workload Classification.
Proceedings of the 11th International Conference on Modern Circuits and Systems Technologies, 2022


2021
An Overview of Enabling Federated Learning over Wireless Networks.
Proceedings of the IEEE International Mediterranean Conference on Communications and Networking, 2021

A Federated Machine Learning Protocol for Fog Networks.
Proceedings of the 2021 IEEE Conference on Computer Communications Workshops, 2021

2020
Cooperative Cognitive Network Slicing Virtualization for Smart IoT Applications.
Proceedings of the 31st IEEE Annual International Symposium on Personal, 2020

Edge AI for Industry 4.0: An Internet of Things Approach.
Proceedings of the PCI 2020: 24th Pan-Hellenic Conference on Informatics, 2020

Low power general purpose loop acceleration for NDP applications.
Proceedings of the PCI 2020: 24th Pan-Hellenic Conference on Informatics, 2020

Adaptive Operation-Based ALU and FPU Clocking.
Proceedings of the 9th International Conference on Modern Circuits and Systems Technologies, 2020

Intelligent Monitoring of Virtualized Services.
Proceedings of the Advances in Service-Oriented and Cloud Computing, 2020

2019
Instruction-Based Timing Analysis in Pipelined Processors.
Proceedings of the 4th South-East Europe Design Automation, 2019

2013
Rapid, low-power loop execution in a network of functional units.
Proceedings of the 17th Panhellenic Conference on Informatics, 2013


  Loading...