Changhua Cao

According to our database1, Changhua Cao authored at least 16 papers between 2005 and 2020.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2020
A Fast Locking 5.8 - 7.2 GHz Fractional-N Synthesizer with Sub-2 us Settling Time in 22 nm FDSOI.
Proceedings of the IEEE Symposium on VLSI Circuits, 2020

2019
An LTE-A Multimode Multiband RF Transceiver with 4RX/2TX Inter-Band Carrier Aggregation, 2-Carrier 4×4 MIMO with 256QAM and HPUE Capability in 28nm CMOS.
Proceedings of the IEEE International Solid- State Circuits Conference, 2019

2017
2.5 A high-efficiency multiband Class-F power amplifier in 0.153µm bulk CMOS for WCDMA/LTE applications.
Proceedings of the 2017 IEEE International Solid-State Circuits Conference, 2017

2010
Multi-Level Amplitude Modulation of a 16.8-GHz Class-E Power Amplifier With Negative Resistance Enhanced Power Gain for 400-Mbps Data Transmission.
IEEE J. Solid State Circuits, 2010

Progress and Challenges Towards Terahertz CMOS Integrated Circuits.
IEEE J. Solid State Circuits, 2010

2009
Towards terahertz operation of CMOS.
Proceedings of the IEEE International Solid-State Circuits Conference, 2009

Paths to terahertz CMOS integrated circuits.
Proceedings of the IEEE Custom Integrated Circuits Conference, 2009

2008
A 24-GHz Transmitter With On-Chip Dipole Antenna in 0.13-µm CMOS.
IEEE J. Solid State Circuits, 2008

A 410GHz CMOS Push-Push Oscillator with an On-Chip Patch Antenna.
Proceedings of the 2008 IEEE International Solid-State Circuits Conference, 2008

2007
A 50-GHz Phase-Locked Loop in 0.13-µm CMOS.
IEEE J. Solid State Circuits, 2007

CMOS Millimeter-Wave Signal Sources and Detectors.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2007), 2007

2006
Millimeter-wave voltage-controlled oscillators in 0.13-μm CMOS technology.
IEEE J. Solid State Circuits, 2006


A 50-GHz Phase-Locked Loop in 130-nm CMOS.
Proceedings of the IEEE 2006 Custom Integrated Circuits Conference, 2006

2005

An 18-GHz, 10.9-dBm fully-integrated power amplifier with 23.5% PAE in 130-nm CMOS.
Proceedings of the 31st European Solid-State Circuits Conference, 2005


  Loading...