Chin-Fu Nien

Orcid: 0000-0002-1892-6691

According to our database1, Chin-Fu Nien authored at least 13 papers between 2020 and 2025.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2025
ReTAP: Processing-in-ReRAM Bitap Approximate String Matching Accelerator for Genomic Analysis.
Proceedings of the 30th Asia and South Pacific Design Automation Conference, 2025

2024
Design and Implementation of a VLSI-based Annealing Accelerator for Efficiently Solving Combinatorial Optimization Problems.
IEEE Trans. Circuits Syst. II Express Briefs, September, 2024

ReAIM: A ReRAM-based Adaptive Ising Machine for Solving Combinatorial Optimization Problems.
Proceedings of the 51st ACM/IEEE Annual International Symposium on Computer Architecture, 2024

An Automated Design Platform for ReRAM-based DNN Accelerators with Hardware-Software Co-exploration.
Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems, 2024

GPU-based Ising Machine for Solving Combinatorial Optimization Problems with Enhanced Parallel Tempering Techniques.
Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems, 2024

Interactive Analog IC Layout Tool with Real-time Parasitic-aware Automatic Routing Assistance.
Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems, 2024

2023
An Automated Toolchain for QUBO-based Optimization with Quantum-inspired Annealers.
Proceedings of the 20th International SoC Design Conference, 2023

2022
DL-RSIM: A Reliability and Deployment Strategy Simulation Framework for ReRAM-based CNN Accelerators.
ACM Trans. Embed. Comput. Syst., 2022

Four-Frequency Small-Signal Model for High-Bandwidth Voltage Regulator With Current-Mode Control.
IEEE Access, 2022

RePAIR: A ReRAM-based Processing-in-Memory Accelerator for Indel Realignment.
Proceedings of the 2022 Design, Automation & Test in Europe Conference & Exhibition, 2022

2021
ReSpar: Reordering Algorithm for ReRAM-based Sparse Matrix-Vector Multiplication Accelerator.
Proceedings of the 39th IEEE International Conference on Computer Design, 2021

RePIM: Joint Exploitation of Activation and Weight Repetitions for In-ReRAM DNN Acceleration.
Proceedings of the 58th ACM/IEEE Design Automation Conference, 2021

2020
GraphRSim: A Joint Device-Algorithm Reliability Analysis for ReRAM-based Graph Processing.
Proceedings of the 2020 Design, Automation & Test in Europe Conference & Exhibition, 2020


  Loading...