Daniel Litaize

According to our database1, Daniel Litaize authored at least 13 papers between 1989 and 2000.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2000
Architecture of Parallel and Distributed Systems.
Proceedings of the Handbook on Parallel and Distributed Processing, 2000

1998
Optical versus Electronic Bus for Address-Transactions in Future SMP Architectures.
Proceedings of the 1998 International Conference on Parallel Architectures and Compilation Techniques, 1998

1996
Performance of the Vectorial Processor VEC-SM2 Using Serial Multiport Memory.
Proceedings of the 10th international conference on Supercomputing, 1996

1995
An investigation of the performance of various instruction-issue buffer topologies.
Proceedings of the 28th Annual International Symposium on Microarchitecture, Ann Arbor, Michigan, USA, November 29, 1995

Exploring Configurations of Functional Units in an Out-of-Order Superscalar Processor.
Proceedings of the 22nd Annual International Symposium on Computer Architecture, 1995

Semi-linear and Bi-base Storage Schemes Classes: General Overview and Case Study.
Proceedings of the 9th international conference on Supercomputing, 1995

Multiple-Base Storage Scheme Theory-Applications to 2D and 3D Parallel Arrays.
Proceedings of the 1995 International Conference on Parallel Processing, 1995

1993
Performance of M3S for the SOR algorithm.
Proceedings of the PARLE '93, 1993

1992
The Design of the M3S: A Multiported Shared-Memory Multiprocessor.
Proceedings of the Proceedings Supercomputing '92, 1992

Towards a Shared-Memory Massively Parallel Multiprocessor.
Proceedings of the 19th Annual International Symposium on Computer Architecture. Gold Coast, 1992

Very High Speed Vectorial Processors Using Serial Multiport Memory as Data Memory.
Proceedings of the Parallel Processing: CONPAR 92, 1992

1989
Multiprocessors with a serial multiport memory and a pseudo crossbar of serial links used s a processor-memeory switch.
SIGARCH Comput. Archit. News, 1989

Serial Multiport Memory Multiprocessors.
Proceedings of the PARLE '89: Parallel Architectures and Languages Europe, 1989


  Loading...