Georgios Papandroulidakis

Orcid: 0000-0002-9203-2557

According to our database1, Georgios Papandroulidakis authored at least 7 papers between 2014 and 2023.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2023
A 1T1R+2T Analog Content-Addressable Memory Pixel for Online Template Matching.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2023

2019
Practical Implementation of Memristor-Based Threshold Logic Gates.
IEEE Trans. Circuits Syst. I Regul. Pap., 2019

A Digital In-Analogue Out Logic Gate Based on Metal-Oxide Memristor Devices.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2019

2018
Processing big-data with Memristive Technologies: Splitting the Hyperplane Efficiently.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2018

Metal Oxide-enabled Reconfigurable Memristive Threshold Logic Gates.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2018

2016
2T1M-Based Double Memristive Crossbar Architecture for In-Memory Computing.
Int. J. Unconv. Comput., 2016

2014
Boolean Logic Operations and Computing Circuits Based on Memristors.
IEEE Trans. Circuits Syst. II Express Briefs, 2014


  Loading...