Gil Shurek

According to our database1, Gil Shurek authored at least 15 papers between 1990 and 2016.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2016
COOL: A Model-Driven and Automated System for Guided and Verifiable Cloud Solution Design.
Proceedings of the Service-Oriented Computing - ICSOC 2016 Workshops, 2016

2015
The Verification Cockpit - Creating the Dream Playground for Data Analytics over the Verification Process.
Proceedings of the Hardware and Software: Verification and Testing, 2015

Designer-level verification: an industrial experience story.
Proceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition, 2015

2012
A New Test-Generation Methodology for System-Level Verification of Production Processes.
Proceedings of the Hardware and Software: Verification and Testing, 2012

2011
A unified methodology for pre-silicon verification and post-silicon validation.
Proceedings of the Design, Automation and Test in Europe, 2011

Leveraging pre-silicon verification resources for the post-silicon validation of the IBM POWER7 processor.
Proceedings of the 48th Design Automation Conference, 2011

Threadmill: a post-silicon exerciser for multi-threaded processors.
Proceedings of the 48th Design Automation Conference, 2011

2010
Ontology-Based Tools in the Service of Hardware Verification.
Proceedings of the 22nd International Conference on Software Engineering & Knowledge Engineering (SEKE'2010), Redwood City, San Francisco Bay, CA, USA, July 1, 2010

An ontology and constraint based approach to cache preloading.
Proceedings of the IEEE International High Level Design Validation and Test Workshop, 2010

2007
Constraint-Based Random Stimuli Generation for Hardware Verification.
AI Mag., 2007

2003
Information-Flow Models for Shared Memory with an Application to the PowerPC Architecture.
IEEE Trans. Parallel Distributed Syst., 2003

2002
Using a constraint satisfaction formulation and solution techniques for random test program generation.
IBM Syst. J., 2002

Generating concurrent test-programs with collisions for multi-processor verification.
Proceedings of the Seventh IEEE International High-Level Design Validation and Test Workshop 2002, 2002

1995
Test Program Generation for Functional Verification of PowerPC Processors in IBM.
Proceedings of the 32st Conference on Design Automation, 1995

1990
The Modular Framework of Computer-Aided Verification.
Proceedings of the Computer Aided Verification, 2nd International Workshop, 1990


  Loading...