Gönenç Berkol

Orcid: 0000-0003-0461-0693

According to our database1, Gönenç Berkol authored at least 12 papers between 2015 and 2021.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2021
A 1.25 μJ per Measurement Ultrasound Rangefinder System in 65 nm CMOS for Explorations With a Swarm of Sensor Nodes.
IEEE Trans. Circuits Syst. I Regul. Pap., 2021

2019
Post-Silicon Validation of Yield-Aware Analog Circuit Synthesis.
Proceedings of the 16th International Conference on Synthesis, 2019

A -81.6dBm Sensitivity Ultrasound Transceiver in 65nm CMOS for Symmetrical Data-Links.
Proceedings of the 45th IEEE European Solid State Circuits Conference, 2019

2018
Design of a Low-power Ultrasound Transceiver for Underwater Sensor Networks.
Proceedings of the 14th Conference on Ph.D. Research in Microelectronics and Electronics, 2018

2017
Exploring the unknown through successive generations of low power and low resource versatile agents.
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2017

2016
An analog circuit synthesis tool based on efficient and reliable yield estimation.
Microelectron. J., 2016

An analog behavioral equivalence boundary search methodology for simulink models and circuit level designs utilizing evolutionary computation.
Integr., 2016

A lifetime-aware analog circuit sizing tool.
Integr., 2016

A hierarchical design automation concept for analog circuits.
Proceedings of the 2016 IEEE International Conference on Electronics, Circuits and Systems, 2016

2015
A two-step layout-in-the-loop design automation tool.
Proceedings of the IEEE 13th International New Circuits and Systems Conference, 2015

A novel yield aware multi-objective analog circuit optimization tool.
Proceedings of the 2015 IEEE International Symposium on Circuits and Systems, 2015

A hybrid Quasi Monte Carlo method for yield aware analog circuit sizing tool.
Proceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition, 2015


  Loading...