Gushu Li

Orcid: 0000-0002-6233-0334

According to our database1, Gushu Li authored at least 28 papers between 2015 and 2024.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2024
Bosehedral: Compiler Optimization for Bosonic Quantum Computing.
CoRR, 2024

Fermihedral: On the Optimal Compilation for Fermion-to-Qubit Encoding.
Proceedings of the 29th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, 2024

2023
QASMTrans: A QASM Quantum Transpiler Framework for NISQ Devices.
Proceedings of the SC '23 Workshops of The International Conference on High Performance Computing, 2023

OneQ: A Compilation Framework for Photonic One-Way Quantum Computation.
Proceedings of the 50th Annual International Symposium on Computer Architecture, 2023

2022
Towards High-Performance, Efficient, and Reliable Quantum Computing System
PhD thesis, 2022

STPAcc: Structural TI-Based Pruning for Accelerating Distance-Related Algorithms on CPU-FPGA Platforms.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2022

AutoComm: A Framework for Enabling Efficient Communication in Distributed Quantum Programs.
Proceedings of the 55th IEEE/ACM International Symposium on Microarchitecture, 2022

A synthesis framework for stitching surface code with superconducting quantum devices.
Proceedings of the ISCA '22: The 49th Annual International Symposium on Computer Architecture, New York, New York, USA, June 18, 2022

Paulihedral: a generalized block-wise compiler optimization framework for Quantum simulation kernels.
Proceedings of the ASPLOS '22: 27th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Lausanne, Switzerland, 28 February 2022, 2022

2021
Towards Efficient Ansatz Architecture for Variational Quantum Algorithms.
CoRR, 2021

Mapping Surface Code to Superconducting Quantum Processors.
CoRR, 2021

QECV: Quantum Error Correction Verification.
CoRR, 2021

Mitigating Noise-Induced Gradient Vanishing in Variational Quantum Algorithm Training.
CoRR, 2021

Palleon: A Runtime System for Efficient Video Processing toward Dynamic Class Skew.
Proceedings of the 2021 USENIX Annual Technical Conference, 2021

GNNAdvisor: An Adaptive and Efficient Runtime System for GNN Acceleration on GPUs.
Proceedings of the 15th USENIX Symposium on Operating Systems Design and Implementation, 2021

On the Co-Design of Quantum Software and Hardware.
Proceedings of the NANOCOM '21: The Eighth Annual ACM International Conference on Nanoscale Computing and Communication, Virtual Event, Italy, September 7, 2021

Software-Hardware Co-Optimization for Computational Chemistry on Superconducting Quantum Processors.
Proceedings of the 48th ACM/IEEE Annual International Symposium on Computer Architecture, 2021

TiAcc: Triangle-inequality based Hardware Accelerator for K-means on FPGAs.
Proceedings of the 21st IEEE/ACM International Symposium on Cluster, 2021

2020
Projection-based runtime assertions for testing and debugging Quantum programs.
Proc. ACM Program. Lang., 2020

GNNAdvisor: An Efficient Runtime System for GNN Acceleration on GPUs.
CoRR, 2020

Eliminating Redundant Computation in Noisy Quantum Computing Simulation.
Proceedings of the 57th ACM/IEEE Design Automation Conference, 2020

Towards Efficient Superconducting Quantum Processor Architecture Design.
Proceedings of the ASPLOS '20: Architectural Support for Programming Languages and Operating Systems, 2020

2019
Poq: Projection-based Runtime Assertions for Debugging on a Quantum Computer.
CoRR, 2019

AccD: A Compiler-based Framework for Accelerating Distance-related Algorithms on CPU-FPGA Platforms.
CoRR, 2019

SANQ: A Simulation Framework for Architecting Noisy Intermediate-Scale Quantum Computing System.
CoRR, 2019

Tackling the Qubit Mapping Problem for NISQ-Era Quantum Devices.
Proceedings of the Twenty-Fourth International Conference on Architectural Support for Programming Languages and Operating Systems, 2019

2018
GraphIA: an in-situ accelerator for large-scale graph processing.
Proceedings of the International Symposium on Memory Systems, 2018

2015
A STT-RAM-based low-power hybrid register file for GPGPUs.
Proceedings of the 52nd Annual Design Automation Conference, 2015


  Loading...