Hristo Nikolov

According to our database1, Hristo Nikolov authored at least 21 papers between 2005 and 2017.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Other 

Links

On csauthors.net:

Bibliography

2017
DAEDALUS: System-Level Design Methodology for Streaming Multiprocessor Embedded Systems on Chips.
Proceedings of the Handbook of Hardware/Software Codesign., 2017

2013
Mapping of streaming applications considering alternative application specifications.
ACM Trans. Embedded Comput. Syst., 2013

Automated generation of polyhedral process networks from affine nested-loop programs with dynamic loop bounds.
ACM Trans. Embedded Comput. Syst., 2013

2012
Mapping of streaming applications considering alternative application specifications (Extended abstract).
Proceedings of the IEEE 10th Symposium on Embedded Systems for Real-time Multimedia, 2012

A methodology for automated design of hard-real-time embedded streaming systems.
Proceedings of the 2012 Design, Automation & Test in Europe Conference & Exhibition, 2012

2011
USHA: Unified software and hardware architecture for video decoding.
Proceedings of the IEEE 9th Symposium on Application Specific Processors, 2011

Modeling adaptive streaming applications with parameterized polyhedral process networks.
Proceedings of the 48th Design Automation Conference, 2011

2010
Translating affine nested-loop programs with dynamic loop bounds into Polyhedral Process Networks.
Proceedings of the 8th IEEE Workshop on Embedded Systems for Real-Time Multimedia, 2010

Combining process splitting and merging transformations for Polyhedral Process Networks.
Proceedings of the 8th IEEE Workshop on Embedded Systems for Real-Time Multimedia, 2010

Throughput modeling to evaluate process merging transformations in polyhedral process networks.
Proceedings of the Design, Automation and Test in Europe, 2010

2009
On compile-time evaluation of process partitioning transformations for Kahn process networks.
Proceedings of the 7th International Conference on Hardware/Software Codesign and System Synthesis, 2009

2008
Systematic and Automated Multiprocessor System Design, Programming, and Implementation.
IEEE Trans. on CAD of Integrated Circuits and Systems, 2008

Automated Integration of Dedicated Hardwired IP Cores in Heterogeneous MPSoCs Designed with ESPAM.
EURASIP J. Emb. Sys., 2008

Tool Integration and Interoperability Challenges of a System-Level Design Flow: A Case Study.
Proceedings of the Embedded Computer Systems: Architectures, 2008

Daedalus: toward composable multimedia MP-SoC design.
Proceedings of the 45th Design Automation Conference, 2008

2007
pn: A Tool for Improved Derivation of Process Networks.
EURASIP J. Emb. Sys., 2007

Efficient External Memory Interface for Multi-processor Platforms Realized on FPGA Chips.
Proceedings of the FPL 2007, 2007

A framework for rapid system-level exploration, synthesis, and programming of multimedia MP-SoCs.
Proceedings of the 5th International Conference on Hardware/Software Codesign and System Synthesis, 2007

2006
Efficient Automated Synthesis, Programing, and Implementation of Multi-Processor Platforms on FPGA Chips.
Proceedings of the 2006 International Conference on Field Programmable Logic and Applications (FPL), 2006

Multi-processor system design with ESPAM.
Proceedings of the 4th International Conference on Hardware/Software Codesign and System Synthesis, 2006

2005
Modeling and FPGA Implementation of Applications Using Parameterized Process Networks with Non-Static Parameters.
Proceedings of the 13th IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM 2005), 2005


  Loading...