Jinghan Huang

Orcid: 0009-0009-2314-2734

Affiliations:
  • University of Illinois Urbana-Champaign, Grainger College of Engineering, Urbana, IL, USA


According to our database1, Jinghan Huang authored at least 19 papers between 2022 and 2026.

Collaborative distances:

Timeline

Legend:

Book  In proceedings  Article  PhD thesis  Dataset  Other 

Links

Online presence:

On csauthors.net:

Bibliography

2026
A Simulator for LLM Inference Systems Exploiting CXL Memory Pools.
IEEE Comput. Archit. Lett., 2026

LiLo: Harnessing the on-Chip Accelerators in Intel CPUs for Compressed LLM Inference Acceleration.
Proceedings of the IEEE International Symposium on High Performance Computer Architecture, 2026

TiNA: Tiered Network Buffer Architecture for Fast Networking in Chiplet-based CPUs.
Proceedings of the 31st ACM International Conference on Architectural Support for Programming Languages and Operating Systems, 2026

2025



NetZIP: Algorithm/Hardware Co-design of In-network Lossless Compression for Distributed Large Model Training.
Proceedings of the 58th IEEE/ACM International Symposium on Microarchitecture, 2025

LIA: A Single-GPU LLM Inference Acceleration with Cooperative AMX-Enabled CPU-GPU Computation and CXL Offloading.
Proceedings of the 52nd Annual International Symposium on Computer Architecture, 2025

UPP: Universal Predicate Pushdown to Smart Storage.
Proceedings of the 52nd Annual International Symposium on Computer Architecture, 2025

2024
Harmonic: Hardware-assisted RDMA Performance Isolation for Public Clouds.
Proceedings of the 21st USENIX Symposium on Networked Systems Design and Implementation, 2024

Demystifying a CXL Type-2 Device: A Heterogeneous Cooperative Computing Perspective.
Proceedings of the 57th IEEE/ACM International Symposium on Microarchitecture, 2024

HAL: Hardware-assisted Load Balancing for Energy-efficient SNIC-Host Cooperative Computing.
Proceedings of the 51st ACM/IEEE Annual International Symposium on Computer Architecture, 2024

TAROT: A CXL SmartNIC-Based Defense Against Multi-bit Errors by Row-Hammer Attacks.
Proceedings of the 29th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, 2024

2023
STYX: Exploiting SmartNIC Capability to Reduce Datacenter Memory Tax.
Proceedings of the 2023 USENIX Annual Technical Conference, 2023

Demystifying CXL Memory with Genuine CXL-Ready Systems and Devices.
Proceedings of the 56th Annual IEEE/ACM International Symposium on Microarchitecture, 2023

Analyzing Energy Efficiency of a Server with a SmartNIC under SLO Constraints.
Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software, 2023

Making Sense of Using a SmartNIC to Reduce Datacenter Tax from SLO and TCO Perspectives.
Proceedings of the IEEE International Symposium on Workload Characterization, 2023

Rambda: RDMA-driven Acceleration Framework for Memory-intensive µs-scale Datacenter Applications.
Proceedings of the IEEE International Symposium on High-Performance Computer Architecture, 2023

2022
ORCA: A Network and Architecture Co-design for Offloading us-scale Datacenter Applications.
CoRR, 2022


  Loading...