Ipoom Jeong

Orcid: 0000-0001-7513-2858

According to our database1, Ipoom Jeong authored at least 15 papers between 2017 and 2024.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2024
ScaleCache: A Scalable Page Cache for Multiple Solid-State Drives.
Proceedings of the Nineteenth European Conference on Computer Systems, 2024

TAROT: A CXL SmartNIC-Based Defense Against Multi-bit Errors by Row-Hammer Attacks.
Proceedings of the 29th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, 2024

A Quantitative Analysis and Guidelines of Data Streaming Accelerator in Modern Intel Xeon Scalable Processors.
Proceedings of the 29th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, 2024

2023
A convertible neural processor supporting adaptive quantization for real-time neural networks.
J. Syst. Archit., December, 2023

A Quantitative Analysis and Guideline of Data Streaming Accelerator in Intel 4th Gen Xeon Scalable Processors.
CoRR, 2023

Demystifying CXL Memory with Genuine CXL-Ready Systems and Devices.
CoRR, 2023

LADIO: Leakage-Aware Direct I/O for I/O-Intensive Workloads.
IEEE Comput. Archit. Lett., 2023

Demystifying CXL Memory with Genuine CXL-Ready Systems and Devices.
Proceedings of the 56th Annual IEEE/ACM International Symposium on Microarchitecture, 2023

INTERPRET: Inter-Warp Register Reuse for GPU Tensor Core.
Proceedings of the 32nd International Conference on Parallel Architectures and Compilation Techniques, 2023

2022
CASH-RF: A Compiler-Assisted Hierarchical Register File in GPUs.
IEEE Embed. Syst. Lett., 2022

TEA-RC: Thread Context-Aware Register Cache for GPUs.
IEEE Access, 2022

Reconstructing Out-of-Order Issue Queue.
Proceedings of the 55th IEEE/ACM International Symposium on Microarchitecture, 2022

2020
CASINO Core Microarchitecture: Generating Out-of-Order Schedules Using Cascaded In-Order Scheduling Windows.
Proceedings of the IEEE International Symposium on High Performance Computer Architecture, 2020

2019
OverCome: Coarse-Grained Instruction Commit with Handover Register Renaming.
IEEE Trans. Computers, 2019

2017
Parallel in-order execution architecture for low-power processor.
Proceedings of the International SoC Design Conference, 2017


  Loading...