Jinhua Cui

Orcid: 0000-0002-3252-7937

Affiliations:
  • Huazhong University of Science and Technology, Wuhan, China
  • Xi'an Jiaotong University, China (Ph.D., 2018)


According to our database1, Jinhua Cui authored at least 20 papers between 2014 and 2023.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2023
Improving 3-D NAND SSD Read Performance by Parallelizing Read-Retry.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., March, 2023

A Space-Efficient Fair Cache Scheme Based on Machine Learning for NVMe SSDs.
IEEE Trans. Parallel Distributed Syst., 2023

A Fast Secure Deletion Strategy for High-Density Flash Memory through WOM-v Codes.
Proceedings of the 60th ACM/IEEE Design Automation Conference, 2023

2022
Exploiting Uncorrectable Data Reuse for Performance Improvement of Flash Memory.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2022

ADS: Leveraging Approximate Data for Efficient Data Sanitization in SSDs.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2022

IMRSim: A Disk Simulator for Interlaced Magnetic Recording Technology.
Proceedings of the Network and Parallel Computing, 2022

2021
SmartHeating: On the Performance and Lifetime Improvement of Self-Healing SSDs.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2021

2020
Leveraging partial-refresh for performance and lifetime improvement of 3D NAND flash memory in cyber-physical systems.
J. Syst. Archit., 2020

ApproxRefresh: Enabling Uncorrectable Data Reuse on Flash Memory with Approximate Read Awareness.
Proceedings of the 21st ACM SIGPLAN/SIGBED International Conference on Languages, 2020

MLCache: A Space-Efficient Cache Scheme based on Reuse Distance and Machine Learning for NVMe SSDs.
Proceedings of the IEEE/ACM International Conference On Computer Aided Design, 2020

Exploiting Disturbance-Aware Read Redirection for Performance Improvement in 3D Flash Memory.
Proceedings of the GLSVLSI '20: Great Lakes Symposium on VLSI 2020, 2020

2018
DLV: Exploiting Device Level Latency Variations for Performance Improvement on Flash Memory Storage Systems.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2018

ApproxFTL: On the Performance and Lifetime Improvement of 3-D NAND Flash-Based SSDs.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2018

ShadowGC: Cooperative garbage collection with multi-level buffer for performance improvement in NAND flash-based SSDs.
Proceedings of the 2018 Design, Automation & Test in Europe Conference & Exhibition, 2018

2016
Accelerating master-slave databases launched on LDPC-induced solid state drives with improved efficiency and reliability.
IEICE Electron. Express, 2016

Exploiting Cross-Layer Hotness Identification to Improve Flash Memory System Performance.
Proceedings of the Network and Parallel Computing, 2016

VIOS: A Variation-Aware I/O Scheduler for Flash-Based Storage Systems.
Proceedings of the Network and Parallel Computing, 2016

Exploiting latency variation for access conflict reduction of NAND flash memory.
Proceedings of the 32nd Symposium on Mass Storage Systems and Technologies, 2016

2014
PT-LRU: a probabilistic page replacement algorithm for NAND flash-based consumer electronics.
IEEE Trans. Consumer Electron., 2014

Performance Prediction Model in Heterogeneous MapReduce Environments.
Proceedings of the 14th IEEE International Conference on Computer and Information Technology, 2014


  Loading...