Kyung-Ju Cho

According to our database1, Kyung-Ju Cho authored at least 20 papers between 2004 and 2017.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2017
Low-latency and memory-efficient SDF IFFT processor design for 3GPP LTE.
IEICE Electron. Express, 2017

2016
Low latency IFFT design for 3GPP LTE.
Proceedings of the International SoC Design Conference, 2016

2014
Memory efficient DIT-based SDF IFFT for OFDM systems.
IEICE Electron. Express, 2014

2013
Memory efficient IFFT design for OFDM-based applications.
IEICE Electron. Express, 2013

2012
Memory Size Reduction Technique of SDF IFFT Architecture for OFDM-Based Applications.
IEICE Trans. Commun., 2012

Efficient unsigned squarer design techniques.
IEICE Electron. Express, 2012

Efficient IFFT architecture design for OFDM applications.
Proceedings of the International SoC Design Conference, 2012

2011
A memory size reduction method of pipelined IFFT processor for OFDM systems.
IEICE Electron. Express, 2011

Fixed-Width Modified Booth Multiplier Design Based on Error Bound Analysis.
Proceedings of the Multimedia, Computer Graphics and Broadcasting, 2011

2010
Implementation of FlexRay CC and BG protocols with application to a robot system.
Int. J. Comput. Aided Eng. Technol., 2010

Fixed-Width Group CSD Multiplier Design.
IEICE Trans. Inf. Syst., 2010

CSD-Based Programmable Multiplier Design for Predetermined Coefficient Groups.
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2010

2008
Implementation of FlexRay CC and BG Protocols with Application to a Robot System.
Proceedings of the 2008 International Conference on Modeling, 2008

Implementation of FlexRay communication controller protocol with application to a robot system.
Proceedings of the 15th IEEE International Conference on Electronics, Circuits and Systems, 2008

Constant multiplier design using specialized bit pattern adders.
Proceedings of the 15th IEEE International Conference on Electronics, Circuits and Systems, 2008

2007
Design of a Sample-Rate Converter From CD to DAT Using Fractional Delay Allpass Filter.
IEEE Trans. Circuits Syst. II Express Briefs, 2007

Low Power Small Area Modified Booth Multiplier Design for Predetermined Coefficients.
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2007

Adaptive Error Compensation for Low Error Fixed-Width Squarers.
IEICE Trans. Inf. Syst., 2007

Hardware Efficient QR Decomposition for GDFE.
Proceedings of the IEEE Workshop on Signal Processing Systems, 2007

2004
Design of low-error fixed-width modified booth multiplier.
IEEE Trans. Very Large Scale Integr. Syst., 2004


  Loading...