Manish Bhardwaj

Orcid: 0000-0001-7804-3658

According to our database1, Manish Bhardwaj authored at least 29 papers between 1997 and 2023.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2023
An Efficient User Authentication and Key Agreement Scheme Wireless Sensor Network and IOT Using Various Security Approaches.
SN Comput. Sci., September, 2023

An Efficient Clustered M-path Sinkhole Attack Detection (MSAD) Algorithm for Wireless Sensor Networks.
Ad Hoc Sens. Wirel. Networks, 2023

2022
Support for Local RIB in the BGP Monitoring Protocol (BMP).
RFC, February, 2022

2020
Host Router Support for OSPFv2.
RFC, April, 2020

2018
Auto Injection Control for In-Circuit Frequency Response Measurement.
IEEE Trans. Ind. Electron., 2018

2016
In Situ Condition Monitoring of High-Voltage Discrete Power MOSFET in Boost Converter Through Software Frequency Response Analysis.
IEEE Trans. Ind. Electron., 2016

2013
An Integrated Implementation of Two-Phase Interleaved PFC and Dual Motor Drive Using Single MCU With CLA.
IEEE Trans. Ind. Informatics, 2013

2012
Performance analysis of mobile ad hoc routing protocols using extensive metrics.
Int. J. Knowl. Based Intell. Eng. Syst., 2012

Biometric Monitoring as a Persuasive Technology: Ensuring Patients Visit Health Centers in India's Slums.
Proceedings of the Persuasive Technology. Design for Health and Safety, 2012

2010
A Low-Voltage Energy-Sampling IR-UWB Digital Baseband Employing Quadratic Correlation.
IEEE J. Solid State Circuits, 2010

A Pulsed UWB Receiver SoC for Insect Motion Control.
IEEE J. Solid State Circuits, 2010

A biometric attendance terminal and its application to health programs in India.
Proceedings of the 4th ACM Workshop on Networked Systems for Developing Regions, 2010

2009
Communications in the observation limited regime.
PhD thesis, 2009

Is It Gropable? - Assessing the Impact of Mobility on Textile Interfaces.
Proceedings of the 13th IEEE International Symposium on Wearable Computers (ISWC 2009), 2009

A 0.55V 16Mb/s 1.6mW non-coherent IR-UWB digital baseband with ±1ns synchronization accuracy.
Proceedings of the IEEE International Solid-State Circuits Conference, 2009

A pulsed UWB receiver SoC for insect motion control.
Proceedings of the IEEE International Solid-State Circuits Conference, 2009

2008
Ultra-low-power UWB for sensor network applications.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2008), 2008

2006
An Energy Efficient Sub-Threshold Baseband Processor Architecture for Pulsed Ultra-Wideband Communications.
Proceedings of the 2006 IEEE International Conference on Acoustics Speech and Signal Processing, 2006

2002
Energy-centric enabling tecumologies for wireless sensor networks.
IEEE Wirel. Commun., 2002

Bounding the Lifetime of Sensor Networks Via Optimal Role Assignments.
Proceedings of the Proceedings IEEE INFOCOM 2002, 2002

2001
Quantifying and enhancing power awareness of VLSI systems.
IEEE Trans. Very Large Scale Integr. Syst., 2001

Low-Power Wireless Sensor Networks.
Proceedings of the 14th International Conference on VLSI Design (VLSI Design 2001), 2001

Upper bounds on the lifetime of sensor networks.
Proceedings of the IEEE International Conference on Communications, 2001

2000
Combinatorial logic based forward converters in residue number systems.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2000

1999
VLSI Costs of Arithmetic Parallelism: A Residue Reverse Conversion Perspectiv.
Proceedings of the 14th IEEE Symposium on Computer Arithmetic (Arith-14 '99), 1999

A Reverse Converter for the 4-moduli Superset {2<sup>n-1</sup>, 2<sup>n</sup>, 2<sup>n+1</sup>, 2<sup>n+1</sup>+1}.
Proceedings of the 14th IEEE Symposium on Computer Arithmetic (Arith-14 '99), 1999

1998
Designing efficient residue arithmetic based VLSI correlators.
Proceedings of the 1998 IEEE International Conference on Acoustics, 1998

Low power signal processing architectures using residue arithmetic.
Proceedings of the 1998 IEEE International Conference on Acoustics, 1998

1997
ISE - A Hardware Accelerator for Switch Level VLSI Simulation.
Proceedings of the International Conference on Parallel and Distributed Processing Techniques and Applications, 1997


  Loading...