Mohammad Tohidi

Orcid: 0000-0002-6933-3140

According to our database1, Mohammad Tohidi authored at least 18 papers between 2013 and 2019.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2019
Low-Power High-Input-Impedance EEG Signal Acquisition SoC With Fully Integrated IA and Signal-Specific ADC for Wearable Applications.
IEEE Trans. Biomed. Circuits Syst., 2019

A low-power, low-noise, high-accurate epileptic-seizure detection system for wearable applications.
Microelectron. J., 2019

Integrated physician and clinic scheduling in ambulatory polyclinics.
J. Oper. Res. Soc., 2019

A Low-Noise High Input Impedance Analog Front-End Design for Neural Recording Implant.
Proceedings of the 26th IEEE International Conference on Electronics, Circuits and Systems, 2019

2018
A Low-Power High-Speed Spintronics-Based Neuromorphic Computing System Using Real-Time Tracking Method.
IEEE J. Emerg. Sel. Topics Circuits Syst., 2018

2017
STT-RAM Energy Reduction Using Self-Referenced Differential Write Termination Technique.
IEEE Trans. Very Large Scale Integr. Syst., 2017

An energy efficient neuromorphic computing system using real time sensing method.
Proceedings of the IEEE Biomedical Circuits and Systems Conference, 2017

2016
A low-power analog front-end neural acquisition design for seizure detection.
Proceedings of the 2016 IFIP/IEEE International Conference on Very Large Scale Integration, 2016

Low-power comparator in 65-nm CMOS with reduced delay time.
Proceedings of the 2016 IEEE International Conference on Electronics, Circuits and Systems, 2016

A low-power time-based phase-domain analog-to-digital converter.
Proceedings of the 2016 IEEE International Conference on Electronics, Circuits and Systems, 2016

2015
Low-voltage 9T FinFETSRAM cell for low-power applications.
Proceedings of the 28th IEEE International System-on-Chip Conference, 2015

2014
A circuit implementation of an ultra high speed, low power analog fully programmable MFG.
J. Intell. Fuzzy Syst., 2014

8T-SRAM Cell with Improved Read and Write Margins in 65 nm CMOS Technology.
Proceedings of the VLSI-SoC: Internet of Things Foundations, 2014

2013
CMOS implementation of a new high speed 5-2 compressor for parallel accumulations.
IEICE Electron. Express, 2013

CMOS implementation of a new high speed, glitch-free 5-2 compressor for fast arithmetic operations.
Proceedings of the 20th International Conference Mixed Design of Integrated Circuits and Systems, 2013

A circuit implementation of an ultra high speed, low power analog fully programmable MFG.
Proceedings of the 20th International Conference Mixed Design of Integrated Circuits and Systems, 2013

The sundial based sun-tracking system with AVR microcontroller.
Proceedings of the 20th International Conference Mixed Design of Integrated Circuits and Systems, 2013

A high speed and fully tunable MFG with new programmable CMOS OTA and new MIN circuit.
Proceedings of the 20th International Conference Mixed Design of Integrated Circuits and Systems, 2013


  Loading...