Naseef Mansoor

Orcid: 0000-0003-4280-697X

According to our database1, Naseef Mansoor authored at least 24 papers between 2013 and 2024.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2024
Reviewing FID and SID Metrics on Generative Adversarial Networks.
CoRR, 2024

2023
Defense Against On-Chip Trojans Enabling Traffic Analysis Attacks Based on Machine Learning and Data Augmentation.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., December, 2023

2022
An Asymmetric, One-To-Many Traffic-Aware mm-Wave Wireless Interconnection Architecture for Multichip Systems.
IEEE Trans. Emerg. Top. Comput., 2022

2021
What Can a Remote Access Hardware Trojan do to a Network-on-Chip?
Proceedings of the IEEE International Symposium on Circuits and Systems, 2021

2020
A one-to-many traffic-oriented mm-wave wireless network-in-package interconnection architecture for multichip computing systems.
Sustain. Comput. Informatics Syst., 2020

Scalable and energy efficient wireless inter chip interconnection fabrics using THz-band antennas.
J. Parallel Distributed Comput., 2020

Defense Against on-Chip Trojans Enabling Traffic Analysis Attacks.
Proceedings of the Asian Hardware Oriented Security and Trust Symposium, 2020

2018
A Traffic-Aware Medium Access Control Mechanism for Energy-Efficient Wireless Network-on-Chip Architectures.
CoRR, 2018

A One-to-Many Traffic Aware Wireless Network-in-Package for Multi-Chip Computing Platforms.
Proceedings of the 31st IEEE International System-on-Chip Conference, 2018

An Asymmetric, Energy Efficient One-to-Many Traffic-Aware Wireless Network-in-Package Interconnection Architecture for Multichip Systems.
Proceedings of the Ninth International Green and Sustainable Computing Conference, 2018

2017
A Wireless Interconnection Framework for Seamless Inter and Intra-Chip Communication in Multichip Systems.
IEEE Trans. Computers, 2017

Energy-efficient wireless interconnection framework for multichip systems with in-package memory stacks.
Proceedings of the 30th IEEE International System-on-Chip Conference, 2017

Intra-chip Wireless Interconnect: The Road Ahead.
Proceedings of the 10th International Workshop on Network on Chip Architectures, 2017

PaSE: A parallel speedup estimation framework for Network-on-Chip based multicore systems.
Proceedings of the Eighth International Green and Sustainable Computing Conference, 2017

Increasing interposer utilization: A scalable, energy efficient and high bandwidth multicore-multichip integration solution.
Proceedings of the Eighth International Green and Sustainable Computing Conference, 2017

2016
A Demand-Aware Predictive Dynamic Bandwidth Allocation Mechanism for Wireless Network-on-Chip.
Proceedings of the 18th System Level Interconnect Prediction Workshop, 2016

2015
Design Methodology for a Robust and Energy-Efficient Millimeter-Wave Wireless Network-on-Chip.
IEEE Trans. Multi Scale Comput. Syst., 2015

Reconfigurable Wireless Network-on-Chip with a Dynamic Medium Access Mechanism.
Proceedings of the 9th International Symposium on Networks-on-Chip, 2015

2014
CDMA Enabled Wireless Network-on-Chip.
ACM J. Emerg. Technol. Comput. Syst., 2014

Heterogeneous photonic Network-on-Chip with dynamic bandwidth allocation.
Proceedings of the 27th IEEE International System-on-Chip Conference, 2014

Temperature-aware wireless network-on-chip architecture.
Proceedings of the International Green Computing Conference, 2014

Energy-efficient wireless network-on-chip architecture with log-periodic on-chip antennas.
Proceedings of the Great Lakes Symposium on VLSI 2014, GLSVLSI '14, Houston, TX, USA - May 21, 2014

2013
A robust medium access mechanism for millimeter-wave Wireless Network-on-Chip architecture.
Proceedings of the 2013 IEEE International SOC Conference, Erlangen, Germany, 2013

An energy-efficient and robust millimeter-wave Wireless Network-on-Chip architecture.
Proceedings of the 2013 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, 2013


  Loading...