Partha Biswas

Orcid: 0000-0002-9766-756X

According to our database1, Partha Biswas authored at least 13 papers between 2002 and 2022.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2022
Identification of blood-based inflammatory biomarkers for the early-stage detection of acute myocardial infarction.
Netw. Model. Anal. Health Informatics Bioinform., 2022

2008
Comprehensive isomorphic subtree enumeration.
Proceedings of the 2008 International Conference on Compilers, 2008

2007
Introduction of Architecturally Visible Storage in Instruction Set Extensions.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2007

2006
ISEGEN: an iterative improvement-based ISE generation technique for fast customization of processors.
IEEE Trans. Very Large Scale Integr. Syst., 2006

Compilation framework for code size reduction using reduced bit-width ISAs (rISAs).
ACM Trans. Design Autom. Electr. Syst., 2006

Performance and Energy Benefits of Instruction Set Extensions in an FPGA Soft Core.
Proceedings of the 19th International Conference on VLSI Design (VLSI Design 2006), 2006

Automatic identification of application-specific functional units with architecturally visible storage.
Proceedings of the Conference on Design, Automation and Test in Europe, 2006

2005
Code Size Reduction in Heterogeneous-Connectivity-Based DSPs Using Instruction Set Extensions.
IEEE Trans. Computers, 2005

ISEGEN: Generation of High-Quality Instruction Set Extensions by Iterative Improvement.
Proceedings of the 2005 Design, 2005

2004
Introduction of local memory elements in instruction set extensions.
Proceedings of the 41th Design Automation Conference, 2004

2003
Reducing code size for heterogeneous-connectivity-based VLIW DSPs through synthesis of instruction set extensions.
Proceedings of the International Conference on Compilers, 2003

2002
A Design Space Exploration Framework for Reduced Bit-Width Instruction Set Architecture (rISA) Design .
Proceedings of the 15th International Symposium on System Synthesis (ISSS 2002), 2002

An Efficient Compiler Technique for Code Size Reduction Using Reduced Bit-Width ISAs.
Proceedings of the 2002 Design, 2002


  Loading...